design for test (DFT) structure

This term is defined in ECSS-Q-ST-60-02C as
technique used to allow a complex integrated circuit (IC) to be tested