design iteration

This term is defined in ECSS-Q-ST-60-02C as
design changes that occur in any single phase or between two consecutive phases as defined in the ASIC and FPGA development plan, before the design is released for prototype implementation