This term is defined in ECSS-Q-ST-60-02C as
fabricated ASIC or programmed FPGA used to validate the new design in respect to functionality, performance, operation limits and compatibility with its system