recessive bit level

This term is defined in ECSS-E-ST-50-15C as
logical level that when applied to a bus only has effect on the level of the bus if there is no driver that simultaneously applies a dominant bit level [CANopen – CiA Standard 301 V4.2.0]