

Space engineering

ECSS Secretariat

ESA-ESTEC

Requirements & Standards Section

Noordwijk, The Netherlands

ASIC, FPGA and IP Core engineering

This document is distributed to the ECSS Community for Public Review.

(Duration 8 weeks)

Start of Public Review: 23 August 2022

**End of Public Review: 18 October 2022**

*NOTE: This document has been drafted together with the update of ECSS-Q-ST-60-02C Rev.1 “ASIC, FPGA and IP Cores product assurance”.*

**DISCLAIMER** (for drafts)

This document is an ECSS Draft Standard. It is subject to change without any notice and may not be referred to as an ECSS Standard until published as such.

**Foreword**

This Standard is one of the series of ECSS Standards intended to be applied together for the management, engineering, product assurance and sustainability in space projects and applications. ECSS is a cooperative effort of the European Space Agency, national space agencies and European industry associations for the purpose of developing and maintaining common standards. Requirements in this Standard are defined in terms of what shall be accomplished, rather than in terms of how to organize and perform the necessary work. This allows existing organizational structures and methods to be applied where they are effective, and for the structures and methods to evolve as necessary without rewriting the standards.

This Standard has been prepared by the ECSS-E-ST-20-40C Working Group, reviewed by the ECSS Executive Secretariat and approved by the ECSS Technical Authority.

**Disclaimer**

ECSS does not provide any warranty whatsoever, whether expressed, implied, or statutory, including, but not limited to, any warranty of merchantability or fitness for a particular purpose or any warranty that the contents of the item are error-free. In no respect shall ECSS incur any liability for any damages, including, but not limited to, direct, indirect, special, or consequential damages arising out of, resulting from, or in any way connected to the use of this Standard, whether or not based upon warranty, business agreement, tort, or otherwise; whether or not injury was sustained by persons or property or otherwise; and whether or not loss was sustained from, or arose out of, the results of, the item, or any services that may be provided by ECSS.

Published by: ESA Requirements and Standards Section

ESTEC, P.O. Box 299,

2200 AG Noordwijk

The Netherlands

Copyright: 2022© by the European Space Agency for the members of ECSS

Change log

|  |  |
| --- | --- |
| Previous steps |  |
| ECSS-E-ST-20-40C DRAFT1  5 July 2022 | WG Final Draft for ECSS Secretariat final revision before Public Review  Checked by Klaus on 6 July 2022. |
| ECSS-E-ST-20-40C DFR1  8 July 2022 | Draft submitted to TAAR for Parallel Assessment |
| Current step |  |
| **ECSS-E-ST-20-40C DIR1**  **8 July 2022** | **Draft released for Public Review.**  **23 August – 18 October 2022** |
| **Next steps** |  |
| DIR + impl. DRRs | Draft with implemented DRRs |
| DIR + impl. DRRs | DRR Feedback |
| DIA | TA Vote for publication |
| DIA | Preparation of document for publication (including DOORS transfer for Standards) |
|  | Publication |

Table of contents

[Change log 3](#_Toc112081673)

[Introduction 7](#_Toc112081674)

[1 Scope 8](#_Toc112081675)

[2 Normative references 9](#_Toc112081676)

[3 Terms, definitions and abbreviated terms 10](#_Toc112081677)

[3.1 Terms from other standards 10](#_Toc112081678)

[3.2 Terms specific to the present standard 10](#_Toc112081679)

[3.3 Abbreviated terms 17](#_Toc112081680)

[3.4 Conventions 19](#_Toc112081681)

[3.4.1 Names of DEVICE development phases and reviews 19](#_Toc112081682)

[3.4.2 Companies involved in the DEVICE development 19](#_Toc112081683)

[3.4.3 Types of DEVICES and requirements tag notation 20](#_Toc112081684)

[3.5 Nomenclature 20](#_Toc112081685)

[4 Principles 22](#_Toc112081686)

[4.1 DEVICE development 22](#_Toc112081687)

[4.2 Verification methods 22](#_Toc112081688)

[5 DEVICE engineering 24](#_Toc112081689)

[5.1 General requirements 24](#_Toc112081690)

[5.1.1 Overview 24](#_Toc112081691)

[5.1.2 Tailoring according to DEVICE type and DEVICE criticality 24](#_Toc112081692)

[5.1.3 DEVICE engineering development flow 24](#_Toc112081693)

[5.1.4 Phase Reviews 25](#_Toc112081694)

[5.2 DEVICE Definition Phase 28](#_Toc112081695)

[5.2.1 Overview 28](#_Toc112081696)

[5.2.2 DEVICE Requirements Specification 28](#_Toc112081697)

[5.2.3 DEVICE Development Plan 28](#_Toc112081698)

[5.2.4 Preliminary Verification and Validation Plans 29](#_Toc112081699)

[5.2.5 Preliminary DEVICE Support and Maintenance Plan 29](#_Toc112081700)

[5.2.6 Feasibility and Risk Assessment 30](#_Toc112081701)

[5.2.7 DEVICE Definition Phase Review 30](#_Toc112081702)

[5.3 DEVICE Architecture Definition Phase 30](#_Toc112081703)

[5.3.1 Overview 30](#_Toc112081704)

[5.3.2 Architecture Definition 30](#_Toc112081705)

[5.3.3 Updated DEVICE Verification and Validation Plans 31](#_Toc112081706)

[5.3.4 DEVICE Architecture Definition Phase Review 31](#_Toc112081707)

[5.4 DEVICE Design and Verification Phase 31](#_Toc112081708)

[5.4.1 Overview 31](#_Toc112081709)

[5.4.2 DEVICE Verification Plan 32](#_Toc112081710)

[5.4.3 DEVICE Design and Verification 32](#_Toc112081711)

[5.4.4 DEVICE Database 33](#_Toc112081712)

[5.4.5 Preliminary DEVICE Data Sheet 33](#_Toc112081713)

[5.4.6 DEVICE Design and Verification Phase Review 34](#_Toc112081714)

[5.5 DEVICE Detailed Design Phase 34](#_Toc112081715)

[5.5.1 Overview 34](#_Toc112081716)

[5.5.2 Netlist Generation 35](#_Toc112081717)

[5.5.3 Netlist verification 37](#_Toc112081718)

[5.5.4 DEVICE Data Sheet update 37](#_Toc112081719)

[5.5.5 DEVICE Database update 37](#_Toc112081720)

[5.5.6 DEVICE Detailed Design Phase Review 37](#_Toc112081721)

[5.6 DEVICE Layout Phase 38](#_Toc112081722)

[5.6.1 Overview 38](#_Toc112081723)

[5.6.2 Layout generation 38](#_Toc112081724)

[5.6.3 Layout verification 39](#_Toc112081725)

[5.6.4 DEVICE Validation Plan 39](#_Toc112081726)

[5.6.5 DEVICE Database update 39](#_Toc112081727)

[5.6.6 DEVICE Data Sheet update 40](#_Toc112081728)

[5.6.7 Preliminary ESCC Detail Specification 40](#_Toc112081729)

[5.6.8 DEVICE Layout Phase Review 40](#_Toc112081730)

[5.7 DEVICE Implementation Phase 41](#_Toc112081731)

[5.7.1 Overview 41](#_Toc112081732)

[5.7.2 Production and test 41](#_Toc112081733)

[5.7.3 DEVICE Database update 42](#_Toc112081734)

[5.8 DEVICE Validation, Acceptance and Maintenance Phase 42](#_Toc112081735)

[5.8.1 Overview 42](#_Toc112081736)

[5.8.2 DEVICE validation 42](#_Toc112081737)

[5.8.3 DEVICE Support and Maintenance 43](#_Toc112081738)

[5.8.4 Experience Summary Report 43](#_Toc112081739)

[5.8.5 Final versions of application and procurement documents 43](#_Toc112081740)

[5.8.6 DEVICE Validation, Acceptance and Maintenance Phase Review 44](#_Toc112081741)

[6 Pre-tailoring according to DEVICE criticality and type 45](#_Toc112081742)

[6.1 DEVICE criticality categories 45](#_Toc112081743)

[6.2 Pre-tailoring Matrix 47](#_Toc112081744)

[Annex A (normative) DEVICE Requirements Specification (DRS) - DRD 85](#_Toc112081745)

[Annex B (normative) DEVICE Development Plan (DDP) - DRD 90](#_Toc112081746)

[Annex C (normative) DEVICE Verification Plan (DVeP) - DRD 93](#_Toc112081747)

[Annex D (normative) DEVICE Validation Plan (DVaP) - DRD 98](#_Toc112081748)

[Annex E (normative) DEVICE Support and Maintenance Plan (DSMP) - DRD 100](#_Toc112081749)

[Annex F (normative) Feasibility and Risk Assessment Report (FRAR) - DRD 102](#_Toc112081750)

[Annex G (normative) Architecture Definition Report (ADR) - DRD 106](#_Toc112081751)

[Annex H (normative) DEVICE Data Sheet (DDS) - DRD 109](#_Toc112081752)

[Annex I (normative) Experience Summary Report (ESR) - DRD 112](#_Toc112081753)

[Annex J (informative) Generic Development Flow Variations 113](#_Toc112081754)

[Annex K (informative) DEVICE Development Expected Outputs 118](#_Toc112081755)

[Annex L (informative) Equivalence of phase and milestone terminology of ECSS-M-ST-10 and ECSS-E-ST-20-40 126](#_Toc112081756)

[Bibliography 130](#_Toc112081757)

**Figures**

[Figure 5‑1: DEVICE development flow (generic case) 28](#_Toc112081758)

**Tables**

[Table K-1 : Summary of expected outputs of engineering flow 118](#_Toc112081759)

[Table K-2 : Summary of expected document outputs of engineering and product assurance flows 120](#_Toc112081760)

[Table L-1 : Equivalence of phase and milestone terminology of ECSS-M-ST-10 and ECSS-E-ST-20-40 127](#_Toc112081761)

Introduction

Developing custom designed monolithic integrated circuits such as ASICs or FPGAs, and developing IP Cores, as off-the-shelf Building Blocks for these complex ICs, make certain engineering and technical management activities crucial to the success of these developments.

ECSS-E-ST-20-40 was written in co-ordination with ECSS-Q-ST-60-20C Rev.1, as two new and complementary engineering and product assurance standards which supersede ECSS-Q-ST-60-02C. Assessment and approval of the ECSS qualification status of a DEVICE is defined in ECSS-Q-ST-60-02C Rev.1, while ECSS-E-ST-20-40 focuses on the engineering steps followed for a successful DEVICE development under customer approval for both engineering and product assurance.

# Scope

This standard defines a comprehensive set of engineering requirements for the successful development of digital, analog and mixed analog-digital signal custom designed integrated circuits, such as application specific integrated circuits (ASICs), field programmable gate arrays (FPGAs) and Intellectual Property Cores (IP Cores), from now on referred to with the single and generic term DEVICEs.

Microelectronics systems created by more than one DEVICE die but that are interconnected and packaged together as a system-in-package or multi-chip-module are not considered single monolithic DEVICEs, and therefore this kind of multi-die systems fall out of the scope of ECSS-E-ST-20-40. This standard can however be applied to the development of each individual monolithic die that can be integrated onto a larger multi-chip system, applying additional requirements.

This standard may be tailored for the specific characteristic and constraints of a space project in conformance with ECSS-S-ST-00. A pre-tailoring based on the actual DEVICE type and criticality category of the DEVICE is addressed in clause 5.1.1.

# Normative references

The following normative documents contain provisions which, through reference in this text, constitute provisions of this ECSS Standard. For dated references, subsequent amendments to, or revisions of any of these publications do not apply. However, parties to agreements based on this ECSS Standard are encouraged to investigate the possibility of applying the most recent editions of the normative documents indicated below. For undated references the latest edition of the publication referred to applies.

|  |  |
| --- | --- |
| ECSS-S-ST-00-01 | ECSS system – Glossary of terms |
| ECSS-Q-ST-30 | Space product assurance – Dependability |
| ECSS-Q-ST-40 | Space product assurance – Safety |
| ECSS-Q-ST-60-02 | Space product assurance – ASIC, FPGA and IP Core product assurance |

# Terms, definitions and abbreviated terms

## Terms from other standards

1. For the purpose of this Standard, the terms and definitions from ECSS-S‑ST‑00‑01 apply, in particular the following terms:

acceptance

component

customer

engineering model

flight model

informative

maintenance

model

normative

performance

project

requirement

risk

supplier

1. The old term *firmware* is defined in ECSS-S-ST-00-01C, and it is not used in the context of ECSS-E-ST-20-40 because with the emergence of new technologies it is now ambiguous and unnecessary. It is important not to confuse terms like *FPGA*, *FPGA programming file* or *FPGA programming bit stream* with *firmware*.

## Terms specific to the present standard

1. Application Specific Integrated Circuit

full custom or semi custom designed monolithic integrated circuit

1. ASICs can be digital, analog or a mixed function.
2. block diagram

abstract graphical presentation of interconnected named boxes or blocks representing an architectural or functional drawing

1. Building Block

reusable IC design element that implements a self-standing function or group of functions for which ownership rights exist and that has been developed in the context of a specific IC project or technology, without the intention to be shared with third parties for its reuse in other IC projects

1. For example an HDL model such as synthesizable VHDL code, or gate-level netlist, or an analog function.
2. cell

specific circuit function including digital or analog basic blocks

1. cell library

collection of all mutually compatible cells which conforms to a set of common constraints and standardized interfaces designed and characterized for a specified technology

1. code

string of words, numbers, letters and symbols that is used to model a DEVICE or its verification and validation environment

1. For example, Hardware Description Languages like VHDL, Verilog or System-C are used to code DEVICE behavioral or synthesisable models, and code in other languages like C, Python or Tool Command Languages (Tcl) can be used in the DEVICE verification and validation.
2. data sheet

detailed functional, operational and parametric description of a component

1. A data sheet can include, for instance, a block diagram, truth table, pin and signal description, environmental, electrical and performance parameters, tolerances, timing information, and package description.
2. design for test

technique used to allow a complex integrated circuit to be tested with respect to potential manufacturing faults or to accelerate otherwise too slow validation tests

* 1. 1 For example any dedicated circuits aimed to provide better observability or commandability of internal nodes of the DEVICE not accessible through primary inputs and outputs.
  2. 2 Other examples of DFT are test busses, boundary scan as in JTAG, see IEEE 1149.1-2013, built-in self-test, and test modes for functional tests performed at DEVICE Validation, Acceptance and Maintenance Phase.

1. design iteration

design changes that occur in any single phase or between two consecutive phases as defined in the DEVICE Development Plan, before the final DEVICE is released

1. DEVICE

integrated circuit or an IP Core

1. A DEVICE can be a digital, analog or mixed-signal ASIC, a programmed FPGA, a blank FPGA, a microprocessor, and a model of an IC function that is conceived for reuse as an IP Core.
2. DEVICE Database

set of all digital files that are needed for the development of a DEVICE

* 1. 1 Examples of files integrating this database are behavioral and HDL models of the DEVICE, layout description files, models of the DEVICE system environment used to verify by simulation the DEVICE functionality, configuration files and SW programs used for the automation of the verification and validation of the DEVICE, input and output files used and generated by the different CAD tools used, for example files describing the area, timing and power constraints, stimuli and expected output values files, or FPGA bit stream binary files.
  2. 2 This database of files is incrementally updated throughout the DEVICE development phases, and all necessary elements that enable support, maintenance and a new development of the same or a modified version of the DEVICE can be found in the DEVICE database at the end of the DEVICE Validation, Acceptance and Maintenance Phase.

1. DEVICE development flow

selection and sequence of engineering methods and tools applied during the definition, design, verification, implementation and validation of the DEVICE

1. DEVICE model

textual or graphical representation of a DEVICE, or a part of it, which defines one or several DEVICE characteristics

* 1. 1 For example, digital or analog functional behaviour, timing performance, power consumption, sizes and interconnections of physical internal structures, input and output external interfaces, environmental effects due to temperature, radiation or aging.
  2. 2 DEVICE models can be created graphically as graphical design drawings or with textual Hardware Description Languages like VHDL, Verilog, System-C or EDIF.
  3. 3 DEVICE models can implement several levels of abstraction such as behavioral, Register-Transfer-Level, gate-level netlist or transistor-level, and accuracy such as untimed, loosely timed or approximately timed.
  4. 4 DEVICE models can be generated manually, assisted by CAD specialized IC design tools or a mix of both.

1. DEVICE technology

totality of all elements needed for the design, physical implementation and test of either ASIC or FPGA components

* 1. 1 Design tools and their description, cell libraries, procedures, design rules, manufacturing process, programming tools, test equipment
  2. 2 Sometimes the terms ASIC technology or FPGA technology are used when referring to the technology of only that type of DEVICE

1. fault coverage

measure expressed as a percentage of the proportion of actually detectable faults versus all possible faults in a digital circuit, for a given set of test patterns and with respect to a specific fault model

1. Field Programmable Gate Array

standard semiconductor device that becomes customized when programmed by the user with specific software and hardware tools

1. FPGA Programming Test

test performed to validate the successful programming of an FPGA

1. For example, to detect inaccurate programming procedures, incorrect programming files, poor calibration of FPGA programmer, or material defects in the FPGA.
2. floorplan

abstracted, scaled layout drawing of the die, outlining the form, size and position of the major functional blocks and the pads including power and ground lines, clock distribution and interconnect channels

1. HDL model

textual description of an integrated circuit based on a hardware description language suitable for the behavioural or structural description and simulation

1. IP Core

integrated circuit design element that implements a self-standing function or group of functions for which ownership rights exist and is developed for reuse and released with comprehensive verification, validation and documentation

* 1. 1 IP core can be acquired by a customer, for a given price and under an owner-defined license agreement specifying the customer's acquired rights.
  2. 2 IP core can be supplied as an HDL model, as a synthesizable VHDL code or gate-level netlist, and with the essential complementary documentation that allows the customer to successfully integrate and use it in a system for example User's manual and verification files.
  3. 3 IP Cores can be analog functions provided by DEVICE technology providers as macrocells.
  4. 4 In contrast with Building Blocks, IP Cores have gone through comprehensive verification, validation and documentation intended for reuse of third parties.
  5. 5 IP Cores sometimes are referred as hard IPs if they are already placed and routed for one specific IC technology. For example a macrocell already pre-diffused inside an FPGA or an already layouted function that is included in an ASIC, or a netlist that cannot be modified and is treated as a black-box.

1. macrocell

module that contains complex functions in a given technology’s cell library built up out of hard-wired primitive cells

1. Macrocells can be provided as a library component for ASIC design, for example RAM blocks, or be present inside pre-diffused devices such as DSP blocks or microprocessor cores existing inside FPGAs.
2. netlist

formatted list of cells, basic circuits, and their interconnections

* 1. 1 The term pre-layout netlist is used for DEVICE netlists that do not contain yet the DEVICE layout information. For example detailed timing behavior of the cells, timing impact of the interconnections.
  2. 2 For FPGA, pre-layout netlist means usually the netlist obtained through synthesis tools.

1. phase

set of interrelated DEVICE development activities

* 1. 1 A DEVICE generic development flow usually consists of seven phases: DDP, DADP, DDVP, DDDP, DLP, DIP and DVAMP. See Annex J for more examples.
  2. 2 The concept of phase is equivalent to the concept of process defined in ECSS-S-ST-00-01.

1. processing unit

function which is defined to execute software

* 1. 1 The term covers hardware functions such as general purpose processing cores, and more specialized Graphical Processing Unit (GPU), Vision Processing Unit (VPU), Tensor Processing Unit (TPU), Neural Processing Unit (NPU), Physics Processing Unit (PPU), Digital Signal Processor (DSP), or Image Signal Processor (ISP).
  2. 2 In the context of SW engineering, it also covers software processing units such as interpreters, emulators and virtual machines.

1. Production Test

test performed on the manufactured DEVICES to detect functional problems resulting from faults or random material defects during wafer manufacturing, die assembly and packaging

* 1. 1 Production Tests are normally performed with test vectors generated by the DEVICE designer and Automatic Test Equipment (ATE) by the DEVICE manufacturer.
  2. 2 Production Tests include for example stuck-at faults scan tests, timing delay faults, I/O parametric tests for digital ASICs.
  3. 3 Analog ASICs Production Tests examples are reference voltage or current tests, AD/DA converters tests or tests to catch manufacturing defects affecting any analog function.
  4. 4 Production Tests are not DEVICE Validation tests, which are tests performed on the final DEVICE, ASIC or FPGA, to validate that all requirements in DRS are met. Validation tests are normally performed by the DEVICE development team (the supplier), and not by the DEVICE manufacturer (the foundry), and they include functional, environmental and mechanical tests.

1. prototype

fabricated ASIC or programmed FPGA used to verify preliminary implementations of the DEVICE against the DEVICE Requirements Specification

1. redesign

design changes which were not planned in the DEVICE Development Plan and which involve reopening an already closed phase

1. These design changes can be motivated by unexpected changes in the DRS, wrong interpretation of the DRS or design mistakes.
2. software

set of instructions and data executed on a processing unit

* 1. 1 A processing unit can be hardware, for example a processor chip, or software, for example a virtual machine or an interpreter.
  2. 2 Some processing units only require data, for example configuration of state machines or configuration data of a neural network.
  3. 3 Files using Hardware Description Languages (VHDL, Verilog, System-C) used to model ASICs or bit stream files used to programme FPGAs are not software.

1. stimuli

input data set for simulation or test to show a specific functionality or performance of a DEVICE

1. synthesis tool

tool that automatically converts a high-level textual representation of an integrated circuit, usually coded in Hardware Description Language at register–transfer-level, into an optimized gate-level netlist representation of the integrated circuit

1. system requirement

functional, electrical, environmental, mechanical, test or quality requirement of the system wherein the DEVICE is used

1. Validation

<CONTEXT: ASIC, FPGA, IP Core engineering>

process which demonstrates through the provision of objective evidence that the DEVICE, in its final manufactured (ASIC) or programmed (FPGA) form, is able to perform and behave as expected in the intended system, operational environment and application scenarios

* 1. 1 DEVICE verification is normally performed before DEVICE validation.
  2. 2 Typical validation methods are hardware tests of the DEVICE integrated in its intended or a representative system, operational environment and application scenarios.
  3. 3 This term is defined in the present standard with a different meaning than in ECSS-S-ST-00-01. The term with the meaning defined herein is applicable only to the present standard.

1. Verification

<CONTEXT: ASIC, FPGA, IP Core engineering>

process which demonstrates through the provision of objective evidence that the DEVICE is free of design mistakes and is designed according to its DEVICE Requirements Specification, target technology and manufacturability requirements, as well as any agreed deviations and waivers

* 1. 1 A waiver can arise as an output of the verification process.
  2. 2 DEVICE verification is normally performed before DEVICE validation
  3. 3 Verification can be accomplished by one or more of the following methods: analysis (including similarity), simulations of DEVICE models, test of preliminary prototypes, review of design and inspection.
  4. 4 This term is defined in the present standard with a different meaning than in ECSS-S-ST-00-01. The term with the meaning defined herein is applicable only to the present standard.

## Abbreviated terms

For the purpose of this Standard, the abbreviated terms from ECSS-S-ST-00-01 and the following apply:

|  |  |
| --- | --- |
| **Abbreviation** | **Meaning** |
| **AC** | alternating current |
| **ADPR** | DEVICE Architecture Definition Phase Review |
| **ASIC** | Application Specific Integrated Circuit |
| **CAD** | Computer Aided Design |
| **DADP** | DEVICE Architecture Definition Phase |
| **DC** | direct current |
| **DDDP** | DEVICE Detailed Design Phase |
| **DDP** | DEVICE Definition Phase or DEVICE Development Plan |
| **DDPR** | DEVICE Detailed Design Phase Review |
| **DDVP** | DEVICE Design and Verification Phase |
| **DFT** | design for test |
| **DIP** | DEVICE Implementation Phase |
| **DLP** | DEVICE Layout Phase |
| **DPR** | DEVICE Definition Phase Review |
| **DRC** | design rule check |
| **DRD** | document requirements definition |
| **DRS** | DEVICE Requirements Specification |
| **DSMP** | DEVICE Support and Maintenance Plan |
| **DVAMP** | DEVICE Validation, Acceptance and Maintenance Phase |
| **DVaP** | DEVICE Validation Plan |
| **DVeP** | DEVICE Verification Plan |
| **DVPR** | DEVICE Design and Verification Phase Review |
| **EDA** | electronic design automation |
| **EDIF** | electronic design interchange format |
| **EM** | engineering model |
| **ERC** | electrical rule check |
| **ESCC** | European Space Components Coordination |
| **ESD** | electrostatic discharge |
| **FM** | flight model |
| **FPGA** | field-programmable gate array |
| **FRAR** | Feasibility and Risk Assessment Report |
| **GDSII** | graphic design system two (industry standard graphics entry database file format for ASICs) |
| **HDL** | hardware description language |
| **HW** | hardware |
| **I/O** | input-output |
| **IC** | integrated circuit |
| **IEEE** | Institute of Electrical and Electronics Engineers |
| **IP** | intellectual property |
| **IPR** | intellectual property rights |
| **JTAG** | joint test action group |
| **LPR** | DEVICE Layout Phase Review |
| **LUT** | look up table |
| **MoM** | minutes of meeting |
| **P&R** | place and route |
| **RTL** | register-transfer level |
| **SDF** | standard delay format |
| **SEU** | single event upset |
| **SPEF** | standard parasitic exchange format |
| **SW** | software |
| **VAMPR** | DEVICE Validation, Acceptance and Maintenance Phase Review |
| **VHDL** | Very high speed integrated circuit Hardware Description Language |

## Conventions

### Names of DEVICE development phases and reviews

The names of DEVICE development phases and reviews defined in ECSS-E-ST-20-40 do not follow the naming conventions defined in ECSS-M-ST-10 in an effort to use widely established ASIC, FPGA and IP Core engineering terminology which is self-explanatory and commonly used by IC engineers. In order to facilitate collaboration between IC and PA engineers ECSS-E-ST-20-40 provides a comparison between the ECSS-E-ST-20-40 phases and ECSS-M-ST-10 phases and key names in 0.

### Companies involved in the DEVICE development

In addition to *supplier* and *customer* terms used in ECSS standards, the following other terms for other companies that can be part of the DEVICE development are used in ECSS-E-ST-20-40:

1. FPGA technology provider
2. ASIC technology provider
3. ASIC manufacturer
4. Company developing DEVICE layout

The term *technology* *vendor*, even if widely used in the ASIC, FPGA and IP Core community, is avoided in ECSS-E-ST-20-40 in favour of *technology provider* for the sake of simplicity.

### Types of DEVICES and requirements tag notation

Find below the basic notation for the different types of DEVICEs in the scope of ECSS-E-ST-20-40 marked in blue color:

|  |  |
| --- | --- |
| **D-ASIC** | applicable to fully digital ASICs, or the digital part of mixed-signal ASICs |
| **A-ASIC** | applicable to fully analog ASICs, or the analog part of mixed-signal ASICs |
| **FPGA** | applicable to FPGAs |
| **IP** | applicable to digital or analog IP Cores |

Every requirement in ECSS-E-ST-20-40 contains a “tailoring tag” at the end of the last sentence of the requirement that indicates to which type of DEVICE the requirement is applicable. The tailoring tag can contain one, two or three of the following elements, always in the same order:

**[D-ASIC, A-ASIC, FPGA, IP]**

If applicable to all four DEVICE types indistinctly, the tag is a simpler

**[ALL]**

Whenever one of more DEVICES types shall not be concerned by the requirement, the expression

**“-- “**

is found in the relevant position. For example

* **[D-ASIC, A-ASIC, FPGA, --]** requirement applicable to all DEVICE types, except for IP Cores.
* **[--, A-ASIC, --, --]** requirement only applicable to analog ASICs or to the analog part of mixed-signal ASICs.
* **[D-ASIC, --, FPGA, IP]** requirement applicable to all DEVICE types, except for analog ASICs.

In the context of ECSS-E-ST-20-40, the development of general purpose complex ICs such as microprocessors, microcontrollers, blank FPGAs or other (re)programmable or extensively configurable DEVICEs commonly known as DSP, GPU, VPU are treated as ASIC developments.

## Nomenclature

The following nomenclature applies throughout this document:

1. The word “shall” is used in this Standard to express requirements. All the requirements are expressed with the word “shall”.
2. The word “should” is used in this Standard to express recommendations. All the recommendations are expressed with the word “should”.
3. It is expected that, during tailoring, recommendations in this document are either converted into requirements or tailored out.
4. The words “may” and “need not” are used in this Standard to express positive and negative permissions, respectively. All the positive permissions are expressed with the word “may”. All the negative permissions are expressed with the words “need not”.
5. The word “can” is used in this Standard to express capabilities or possibilities, and therefore, if not accompanied by one of the previous words, it implies descriptive text.
6. In ECSS “may” and “can” have completely different meanings: “may” is normative (permission), and “can” is descriptive.
7. The present and past tenses are used in this Standard to express statements of fact, and therefore they imply descriptive text.

# Principles

## DEVICE development

The end-to-end DEVICE development involves several phases. The DEVICE supplier derives from the system requirements WHAT are the functional, performance, environmental and physical requirements that the DEVICE has to meet. The detailed process of HOW the DEVICE will be developed, which includes detailed verification and validation plans, is incrementally defined and implemented by the supplier and reviewed with the customer applying the requirements of ECSS-E-ST-20-40.

The supplier derives requirements and plans of actions for the development of the DEVICE within the boundaries of ECSS-E-ST-20-40. The DEVICE requirements are based on the requirements of the system for which it is intended, and take into consideration the operational and environmental requirements of the space project or programme where the DEVICE will be used.

Starting with a global development plan, the verification and validation plans are defined and executed incrementally by the supplier as the DEVICE design progresses through several development phases and until fully verified and validated DEVICEs are accepted by the customer

## Verification methods

Verification methods allow to provide objective evidence that the DEVICE or parts of it are designed according to its requirements specifications, and being free of design errors. Such methods can be grouped in four major categories:

* 1. ANALYSIS of documents and DEVICE models, often using specialised IC design CAD tools for the analysis of the DEVICE timing, power consumption, resources occupation, parasitic effects, etc.
  2. SIMULATIONS of DEVICE models using IC design CAD tools to perform behavioural and time-accurate (pre- and post- layout) simulations of DEVICE internal and output signals obtained when stimuli are applied at DEVICE inputs or internal DEVICE circuit nodes.
  3. TEST of DEVICE hardware prototypes prior to final DEVICE manufacturing or programming.
  4. REVIEW of DEVICE models or circuit schematics performed visually or aided by ad-hoc computer programs. This category includes what is known as review-of-design (ROD) in ECSS-E-ST-10-02.
  5. INSPECTION of the DEVICE hardware. For example, visual inspection of the prototypes used for verification tests in order to check correct mounting on the board or the use of the correct part.

# DEVICE engineering

## General requirements

### Overview

The development of a new DEVICE involves going through a flow of several phases which encompass several engineering steps. It is important to agree with the customer what is the final set of requirements in compliance with ECSS-E-ST-20-40 that are applied and thus define the engineering steps to go through, taking into consideration the type of DEVICE, its criticality category and the specific constraints of the project. In addition, several general requirements apply when defining the DEVICE development flow, when implementing certain recurrent steps in every phase, including the review at the end of each phase which, if successful, implies customer authorisation to start of the next phase.

### Tailoring according to DEVICE type and DEVICE criticality

Criticality category of the DEVICE under development shall be discussed and agreed with the customer. **[ALL]**

Customer and supplier shall define the final tailoring of the requirements of ECSS-E-ST-20-40 according to the type of DEVICE and according to its criticality category in compliance with clause 6. **[ALL]**

### DEVICE engineering development flow

The DEVICE development phases and milestones shall be in conformance with the generic engineering flow presented in Figure 5‑1. **[ALL]**

1. The equivalence of ECSS-M-ST-10 phases and milestone names with respect to ECSS-E-ST-20-40 is presented in 0.

If the DEVICE development is planned to undergo a first Engineering Model development followed by a Flight Model development, customer and supplier shall agree whether EM and FM are treated as two independent DEVICE developments or as a single DEVICE development where the EM is mainly a prototype verification step for the development of the final FM DEVICE. **[ALL]**

* 1. 1 Treating EM and FM as independent developments can be adequate whenever their respective implementation technologies are significantly different, and therefore the models of EM and FM DEVICES are significantly different too.
  2. 2 Treating EM and FM as independent developments can also be adequate if EM DEVICE is planned to be used as a stand-alone product and not just as an intermediate verification step for the FM DEVICE.

All inputs and tools used to reproduce DEVICE development steps in every phase shall follow the documentation and configuration management requirements in compliance with clause 8 of ECSS-Q-ST-60-02. **[ALL]**

* 1. 1 Examples of such inputs are simulation test patterns, schematics, VHDL source codes and synthesis scripts.
  2. 2 Examples of DEVICE development steps are netlist generation and netlist verification.
  3. 3 Tools are any design, verification and validation software and hardware tools used during the DEVICE development.

The supplier shall ensure automatic repeatability of all development steps that make use of CAD tools in order to facilitate iterations in the flow. **[ALL]**

1. Examples of planned iterations include repetitions of self-checking simulations as the design is maturing. But iterations in the development flow can also be needed due to unexpected changes to the requirements, the technology or any unforeseen modifications to the design

Each planned additional intermediate step, parallel step or not planned design iteration leading to a new DEVICE database release shall undergo its own dedicated review. **[ALL]**

1. Examples of the three types of flow variations are given in Annex J.

In order to reopen a phase that was successfully closed already, the supplier shall discuss and agree it with the customer. **[ALL]**

Every output shall be updated at the end of every phase with any relevant new information gathered during the phase. **[ALL]**

### Phase Reviews

The outputs generated within each phase shall be reviewed by the customer with the support of the supplier. **[ALL]**

The reviewers shall analyse the preventive measures and contingency plans for all identified open issues and risk items identified in the DEVICE Feasibility and Risk Assessment to define and agree with the customer the risks that are taken for starting the next phase. **[ALL]**

The reviewers shall check that all expected outputs contain all the relevant information and with a level of detail that avoids ambiguity. **[ALL]**

Any missing information and open points and their impact on following phases shall be assessed, registered and agreed with the customer in the MoM of the phase review with an indication of the expected time of completion of the open points. **[ALL]**




Figure 5‑1: DEVICE development flow (generic case)

## DEVICE Definition Phase

### Overview

The aim of this initial DEVICE Definition Phase is to establish a DEVICE Development Plan that defines the development flow, indicating the resources and schedules, a DEVICE Requirements Specification that results from carefully flowing down the requirements of the system(s) where the DEVICE is used and ensuring good traceability between the DEVICE and the System Requirements. In addition, a Feasibility and Risk Assessment of the DEVICE development is an important part of this initial DEVICE Definition Phase, and is revised in the following phases in order to minimise risks.

### DEVICE Requirements Specification

The supplier shall specify the complete set of DEVICE requirements in the DEVICE Requirements Specification in compliance with DRD from Annex A. **[ALL]**

The supplier shall ensure that all System Requirements that are relevant to the DEVICE are flowed down to the DRS allowing back traceability. **[ALL]**

If the DEVICE contains one or more processing unit, the supplier shall flow the HW-SW partitioning requirements in the System Requirements down into the DEVICE Requirements Specification. **[D-ASIC, --, FPGA, IP]**

1. HW-SW partitioning is usually done by the System team, often the customer, in collaboration with HW and SW development teams (see requirement 5.2.2.4.a of ECSS-E-ST-40).

### DEVICE Development Plan

The supplier shall provide the customer with a complete description of the DEVICE development global strategy in the DEVICE Development Plan which in compliance with DRD from Annex B. **[ALL]**

The development methodology of any subcontractors in charge of developing any of the Building Blocks for the DEVICE shall be ascertained by the supplier and agreed with the customer. **[ALL]**

1. For example, whether deviations or tailoring to ECSS-E-ST-20-40 are applied.

Design and verification responsibilities shall be assigned to different people in order to guarantee independent verification. **[ALL]**

1. For example the FPGA Responsible Engineer can take over the role of the FPGA Designer or of the FPGA Verification Engineer, but not both.

If the DEVICE contains one or more processing units, the supplier shall plan and document how to synchronise the DEVICE development flow key milestones with the System and SW development flows key milestones in order to manage dependencies between DEVICE, SW and System developments. **[D-ASIC, --, FPGA, IP]**

If the DEVICE contains both analog and digital blocks, the supplier shall plan and document how to synchronise the DEVICE development flow key milestones with the analog and digital development flows key milestones in order to manage dependencies. **[D-ASIC, A-ASIC, FPGA, IP]**

Modifications to IP Cores shall be justified and agreed between supplier and customer, documented in the DDP, DVeP and DVaP, specified in DRDs of Annex B, Annex C, and Annex D, and updated accordingly whenever these modifications are agreed. **[ALL]**

### Preliminary Verification and Validation Plans

The supplier shall define the general approach to verifying and validating the DEVICE in preliminary Verification and Validation Plans in compliance with DRDs from Annex C and Annex D. **[ALL]**

The supplier shall include the different types of verification and validation methods and tests, and a preliminary matrix for the traceability. **[ALL]**

1. For example, which parts of the DEVICE are verified and validated separately, whether or not preliminary HW prototypes are used for DEVICE verification, specific Design-for-Test and test modes needed to accelerate otherwise too lengthy verification or validation steps, verification and validation approach when processing units are part of the DEVICE.

Modified IP Cores shall be treated as Building Blocks that undergo full verification and validation. **[ALL]**

### Preliminary DEVICE Support and Maintenance Plan

If agreed between supplier and customer a preliminary DEVICE Support and Maintenance Plan shall be produced by the supplier in compliance with DRD from Annex E. **[ALL]**

### Feasibility and Risk Assessment

The supplier shall perform a feasibility and risk assessment of the development of the DEVICE and document it in the Feasibility and Risk Assessment Report in compliance with DRD in Annex F. **[ALL]**

### DEVICE Definition Phase Review

The DEVICE Definition Phase shall be concluded by a DEVICE Definition Phase Review in compliance with requirements from clause 5.1.4. **[ALL]**

The reviewers shall check that the DEVICE development activity as defined in the DDP as in DRD in Annex B is feasible within the limits imposed by the project requirements, resources, schedule and budgetary constraints. **[ALL]**

The following expected outputs shall be reviewed during DEVICE Definition Phase Review: **[ALL]**

DEVICE Requirements Specification (DRS) as in DRD in Annex A

DEVICE Development Plan (DDP) as in DRD in Annex B

DEVICE Verification Plan (preliminary) as in DRD in Annex C

DEVICE Validation Plan (preliminary) as in DRD in Annex D

DEVICE Support and Maintenance Plan (preliminary) as in DRD in Annex E

Feasibility and Risk Assessment Report (FRAR) as in DRD in Annex F

## **DEVICE Archite**cture Definition Phase

### Overview

The aim of this development phase is to define the architecture of the DEVICE design in terms of its main functional blocks, hierarchies and dependencies of these blocks, their interfaces and how they interconnect. The objective is to facilitate the modular and detailed design of all the blocks and their integration in the following phases.

### Architecture Definition

The supplier shall define the DEVICE architecture and document it in the Architecture Definition Report in compliance with DRD in Annex G. **[ALL]**

Any pertinent additions and modifications to the DRS of DRD in Annex A due to the DEVICE architecture definitions shall be included in an updated DRS. **[ALL]**

1. This is done in order to guide the DEVICE designers’ work in the lower level DEVICE Design and Verification Phase and later in the DEVICE Detailed Design Phase.

### Updated DEVICE Verification and Validation Plans

The supplier shall update and maintain the preliminary DEVICE Verification and Validation Plans in accordance with Annex C and Annex D, defining simulation and test strategies for requirements impacting the DEVICE architecture definition.

1. For example test strategies to validate radiation effects mitigation techniques introduced at DEVICE architectural level or HW-SW interfaces and functional dependencies.

### DEVICE Architecture Definition Phase Review

The DEVICE Architecture Definition Phase shall be concluded by a DEVICE Architecture Definition Phase Review in compliance with requirements from clause 5.1.4. **[ALL]**

The reviewers shall check that the selected architectural trade-offs meet the requirements fixed during the DEVICE Definition Phase. **[ALL]**

The following expected outputs shall be reviewed during DEVICE Architecture Definition Phase Review: **[ALL]**

Architecture Definition Report as in DRD in Annex G

DEVICE Verification plan (update) (DVeP) as in DRD in Annex C

DEVICE Validation Plan (update) (DVaP) as in DRD in Annex D

Feasibility and Risk Assessment Report (update) (FRAR) as in DRD in Annex F

## DEVICE Design and Verification Phase

### Overview

The aim of the DEVICE Design and Verification Phase is to further develop the DEVICE creating the first DEVICE models and their verification environment. These models are part of the DEVICE Database. The DEVICE model creation and its verification is documented in the DEVICE Design Report and the Design Verification Report respectively, a preliminary DEVICE Data Sheet is prepared, and the phase concludes with the DEVICE Design and Verification Phase Review securing that everything is ready for the DEVICE Detailed Design Phase.

### DEVICE Verification Plan

A DEVICE Verification Plan in compliance with DRD in Annex C shall be completed and ready at DEVICE Design and Verification Phase Review. **[ALL]**

### DEVICE Design and Verification

Tasks specified in requirements 5.4.3b to 5.4.3j shall be performed and documented by the supplier in a DEVICE Design Report. **[ALL]**

The supplier shall generate the DEVICE models needed as input to the subsequent DEVICE Detailed Design Phase. **[ALL]**

* 1. 1 For example synthesizable RTL models for digital circuits, or behavioral models foranalog circuits.
  2. 2 Simulations of DEVICE behavioral models of critical functions and algorithms can be very useful during the DEVICE Architecture Definition Phase and Feasibility and Risk Assessment, as they can be valuable tools for further verification tasks.

The supplier shall model analog block interfaces, drivers and loads including their estimated parasitics. **[--, A-ASIC, --, --]**

1. For example parasitics introduced by the package, bonding or wiring tracks.

The supplier shall perform an analysis of key analog parameters and their sensitivity to manufacturing and environmental variations in order to consequently protect the DEVICE analog blocks against those variations. **[--, A-ASIC, --, --]**

1. For example, parameters such as circuit dimensions or electrical parameters which can be affected by process manufacturing and external T, V or I variations.

The supplier shall define and document the global approach to integration of new and existing Building Blocks and IP Cores up until the entire DEVICE is integrated at top level. **[ALL]**

The supplier shall generate the necessary DEVICE verification files, verify the DEVICE models following the DEVICE Verification Plan of DRD in Annex C and document results in the first iteration of the Design Verification Report. **[ALL]**

1. Verification files examples are HDL simulation testbenches, external components models, and data files defining stimuli and expected outputs.

The supplier shall perform a preliminary floorplan and a preliminary technology mapping to ensure a successful place-and-route in cases where this early assessment can be of added value. **[D-ASIC, A-ASIC, FPGA,--]**

1. Technology mapping for digital circuits can be achieved for example by synthesis tools that transform RTL models into gate-level netlists.

The supplier shall re-assess the feasibility and risks, including trade-offs for any conflicting requirements, update the FRAR and implement the best design choices accordingly. **[ALL]**

1. For example power consumption versus speed and performance, pin count versus package size and complexity versus die area, update the FRAR and implement the best design choices accordingly.

The supplier shall specify the configuration applied to IP Cores used in the DEVICE. **[ALL]**

The supplier shall specify any modifications done to IP Cores as justified in the FRAR and agreed between supplier and customer. **[ALL]**

### DEVICE Database

The supplier shall create and maintain a DEVICE Database with all the files needed as inputs for the DEVICE Detailed Design Phase and phase reiterations, including items specified in 5.4.4b to 5.4.4d. **[ALL]**

The DEVICE Database shall include the DEVICE models and other electronic files needed for the complete DEVICE netlist generation. **[ALL]**

1. For example high-level simulation, behavioral and RTL models and analog design models.

The DEVICE Database shall include the executable and script files used for verification of the DEVICE models. **[ALL]**

1. For example testbenches, simulation control or constraint files, external component models, stimuli input files and expected output files, ad-hoc executable files to process verification results and results log files.

The DEVICE Database shall include the description of what the DEVICE Database contains, including the files structure, naming conventions and version control labels. **[ALL]**

### Preliminary DEVICE Data Sheet

If agreed with the customer, the supplier shall generate a preliminary DEVICE Data Sheet in compliance with DRD from Annex H. **[D-ASIC**, **A-ASIC, --, IP]**

* 1. 1 Data Sheets are in general intended for users of the DEVICE who do not have access to the DEVICE development documents such as the DEVICE Requirements Specification.
  2. 2 For example, if the DEVICE is marketed as an off-the-shelf product.
  3. 3 Some of the DEVICE technical parameters are inherent to the technology used to implement the DEVICE and therefore can be provided by the technology provider for example in the form of blank FPGA Data Sheets or ASIC manufacturer and standard cell library documents.

The preliminary DEVICE Data Sheet shall contain all parts of the final DEVICE Data Sheet, with the same level of detail, using clearly identified estimated values for those parameter values that are not yet confirmed. **[D-ASIC, A-ASIC, --, IP]**

1. For example, preliminary values can be obtained by simulation or measurements on a prototype, while final parameter values are confirmed with the validated DEVICE.

### DEVICE Design and Verification Phase Review

The DEVICE Design and Verification Phase shall be concluded by the DEVICE Design and Verification Phase Review in compliance with requirements from clause 5.1.4. **[ALL]**

The following expected outputs shall be reviewed during DEVICE Design and Verification Phase Review: **[ALL]**

DEVICE Verification Plan (final) (DVeP) as in DRD in Annex C

DEVICE Design Report

Design Verification Report

DEVICE Data Sheet (preliminary) as in DRD in Annex H

DEVICE database

Feasibility and Risk Assessment Report (update) (FRAR) as in DRD in Annex F

## DEVICE Detailed Design Phase

### Overview

During the DEVICE Detailed Design Phase the DEVICE design is translated into a structural description at the level of elementary cells of the selected technology and cell library: the pre-layout netlist.

Additional information is generated for the subsequent development phases, such as layout constraints, floorplanning, Production Tests programs and a detailed pin description.

For digital designs, the above mentioned design description is the technology specific gate-level pre-layout netlist normally obtained by synthesis tools.

For analog designs, it is a verified sized transistor-level netlist. However, in many analog designs, there is no separation between circuit netlist design and layout.

Meeting DEVICE timing, occupancy and power targets sometimes can need performing iterations between netlist generation and layout generation.

### Netlist Generation

Tasks specified in requirements 5.5.2b to 5.5.2u shall be performed and documented by the supplier in a Netlist Generation Report. **[ALL]**

The supplier shall confirm use of design tools version as specified in the DEVICE Development Plan of DRD in Annex B, including the tools maintenance status, known bugs and existing patches. **[ALL]**

The supplier shall choose and implement the pre-layout netlist generation with the selected tool options and constraints. **[ALL]**

1. For example, script variables and commands to control the timing, area, power, types of library cells used or different synthesis modes for complex DEVICES.

Clock, reset and other signals needing specific buffering and delay-controlled distribution with high fan-out shall be implemented using available netlist generation resources. **[D-ASIC, A-ASIC, FPGA, --]**

1. These buffers and signal distribution trees can be implemented during the Layout Phase also, depending on what is the target implementation technology.

DFT and Production Tests requirements shall be implemented. **[D-ASIC, A-ASIC, --, IP]**

The radiation hardness concept shall be implemented. **[ALL]**

1. For example TMR, safe state machines or error detection and correction.

A floorplan shall be defined or refined if already existing. **[ALL]**

I/O buffers shall be confirmed and implemented. **[ALL]**

The supplier shall implement design parameter centring based on simulations, allowing margins that account for final layout and process variations, in order to maximise yield. **[--,** **A-ASIC, --, IP]**

The supplier shall justify and document any library cells selections.   
**[D-ASIC, A-ASIC, --, IP]**

1. For example, some cells can be excluded from being used due to their weaker radiation performance, or some specific cells get higher priority in being used due to their more favorable timing characteristics.

The supplier shall describe any logic cells that were specially developed for the DEVICE. **[D-ASIC, A-ASIC, --, IP]**

1. For example, to achieve higher radiation tolerance, to meet testability, manufacturability or power consumption DRS requirements, or to meet technology provider constraints.

The supplier shall describe any Design-For-Manufacturability strategies applied during netlist generation. **[D-ASIC, A-ASIC, --, --]**

The supplier shall specify and justify the use of any black-boxes in the netlist. **[ALL]**

1. For example, elements of the netlist that cannot be modified by using specific synthesis tool attributes or that cannot be interpreted by synthesis tool, or netlist blocks which are added at a later stage.

The supplier shall document all constraints applied during netlist generation. **[ALL]**

1. For example timing, area or power constraints, process variations, temperature and voltage operating conditions, radiation environment constraints, technology supplier or manufacturer-specific design rules and IP Core synthesis constraints provided by the IP provider.

Level of utilization of available resources shall be determined and documented. **[ALL]**

1. For example, the number of logic and memory cells used, and number of clock and reset dedicated buffers.

The supplier shall specify the configuration and netlist generation constraints applied to IP Cores used in the DEVICE netlist. **[ALL]**

Any deviations from IP Core provider recommendations for the netlist generation of the IP Core shall be documented and justified. **[ALL]**

The supplier shall document any applied derating factors. **[ALL]**

1. For example, derating factors for timing, current density or power.

The supplier shall document any applied margins. **[ALL]**

1. For example margins for timing, area, number of I/Os, LUT or memory blocks.

Influences from layout such as cross talk and matching shall be accounted for during the detail design work. **[D-ASIC, A-ASIC, --, IP]**

The supplier shall document how parasitic effects are dealt with. **[D-ASIC, A-ASIC, --, IP]**

### Netlist verification

Tasks specified in requirements 5.5.3b to 5.5.3c shall be performed and documented by the supplier in a Netlist Verification Report. **[ALL]**

Verification of the netlist shall be performed in compliance to the DEVICE Verification Plan of DRD in Annex C. **[ALL]**

If Production Tests and functional test modes are planned, the supplier shall generate preliminary test vectors and verify the related DEVICE requirements. **[ALL]**

### DEVICE Data Sheet update

The supplier shall update the preliminary DEVICE Data Sheet of DRD in Annex H according to the results obtained during the DEVICE Detailed Design Phase. **[ALL]**

1. For example new information about timing, power consumption, pin-out and resources occupation parameters.

### DEVICE Database update

The supplier shall update the DEVICE Database with the input files needed for the following DEVICE Layout and Implementation phases, including items specified in 5.5.5b to 5.5.5f. **[ALL]**

The DEVICE Database shall include the pre-layout netlist. **[ALL]**

The DEVICE Database shall include the preliminary set of constraints for layout. **[ALL]**

1. For example, a DEVICE floorplan, or timing, power and area constraints. **[ALL]**

The DEVICE Database shall include the preliminary test vectors for Production Tests. **[D-ASIC, A-ASIC, FPGA, --]**

The DEVICE Database shall include the scripts used for an automatic and repeatable generation of the netlist and its verification, and the corresponding result log files. **[D-ASIC, A-ASIC, FPGA, --]**

DEVICE Database description of files structure, naming conventions, and version control labels shall be updated to reflect all the changes. **[ALL]**

### DEVICE Detailed Design Phase Review

The DEVICE Detailed Design Phase shall be concluded by the DEVICE Detailed Design Phase Review in compliance with requirements from clause 5.1.4. **[ALL]**

The reviewers shall confirm the complete list of items with name and format to be provided to the company developing the DEVICE layout and manufacturing. **[D-ASIC, A-ASIC, -- , -- ]**

1. For example pre-layout netlist files, stimuli files for Production Tests and constraints files.

The following expected outputs shall be reviewed during DEVICE Detailed Design Phase Review: **[ALL]**

Netlist Generation Report

Netlist Verification Report

DEVICE Data Sheet (update) as in DRD in Annex H

DEVICE Database (update)

## DEVICE Layout Phase

### Overview

The aim of the DEVICE Layout Phase is to generate a structural description of the DEVICE at the level of elementary cells of the selected technology and libraries creating a placed and routed model of the netlist and all the complementary files that are needed to manufacture or program the DEVICE. Among several other expected documents and files, the DEVICE Validation Plan stands out as a particularly important output completed during the DEVICE Layout Phase.

### Layout generation

Tasks specified in requirements 5.6.2b to 5.6.2o shall be performed and documented by the supplier in a Layout Generation Report. **[ALL]**

Floorplan of the DEVICE shall be finalised. **[D-ASIC, A-ASIC, FPGA, --]**

The core and I/O-pad ring power distribution shall be generated.   
**[D-ASIC, A-ASIC, --, --]**

Test pads, if needed, shall be generated. **[D-ASIC, A-ASIC, --, --]**

The bonding diagram respecting bonding and package constraints shall be generated. **[D-ASIC, A-ASIC, --, --]**

ESD protection circuits shall be generated. **[D-ASIC, A-ASIC, --, --]**

The clock distribution, including clock tree and buffers shall be generated. **[D-ASIC, --, --, --]**

Any other global networks that need place and route decisions shall be generated. **[D-ASIC, --, --, --]**

1. For example reset networks.

Final set of constraints and options for the layout generation shall be selected. **[D-ASI**C**, --, FPGA, --]**

1. For example timing and physical resources.

Place and route shall be performed applying all layout constraints. **[D-ASIC, --, FPGA, --]**

1. For example timing and physical resources constraints.

Final resources utilization shall be determined. **[ALL]**

1. For example die size, number of logic elements, and number of I/Os.

The supplier shall describe any Design-For-Manufacturability strategies applied during layout generation. **[D-ASIC, A-ASIC, --, --]**

The final ASIC post-layout netlist shall be generated applying manufacturer constraints and design rules and the new timing data extracted from the layout. **[D-ASIC, --, --, --]**

1. For example, the pre-layout netlist can be optimized by local re-synthesis or physical or topography synthesis in order to obtain the final post-layout netlist.

The final FPGA place and route database files needed for the verification of the FPGA layout shall be generated. **[--, --, FPGA, --]**

1. For example timing files such as SDF used for netlist timing simulation or static timing analysis, pin out assignment reports or power consumption reports.

Input files needed for the generation of the ASIC masks or for the FPGA programming shall be generated. **[D-ASIC, A-ASIC, FPGA, --]**

1. For example GDSII files for ASICs or programming bit stream files for FPGAs.

### Layout verification

The supplier shall perform comprehensive layout and post-layout or post-place-and-route netlist verification according to the DEVICE Verification Plan specified in DRD in Annex C and document the results in the Layout Verification Report. **[D-ASIC, A-ASIC, FPGA, --]**

Major warnings and deviations from technology provider rules found during verification shall be analysed and reported in the Layout Verification Report. **[D-ASIC, A-ASIC, FPGA, --]**

### DEVICE Validation Plan

The supplier shall complete and consolidate the final DEVICE Validation Plan in compliance with DRD in Annex D. **[ALL]**

If agreed with the customer, radiation test plans shall be defined and documented in a dedicated DEVICE Radiation Test Plan. **[ALL]**

### DEVICE Database update

Files generated during DEVICE Detailed Design Phase shall be added to the DEVICE Database. **[D-ASIC, A-ASIC, FPGA, --]**

1. For example post-layout netlist, SDF files, FPGA bit stream files and ASIC GDSII files.

The DEVICE Database shall include the scripts used for an automatic and repeatable generation of the layout files and their verification, and the corresponding result log files. **[D-ASIC, A-ASIC, FPGA, --]**

The DEVICE Database description of files structure, naming conventions, version control labels shall be updated to reflect all the changes. **[D-ASIC, A-ASIC, FPGA, --]**

### DEVICE Data Sheet update

The supplier shall update the parameters in the DEVICE Data Sheet of DRD in Annex H according to the results obtained during the layout verification. **[ALL]**

1. For further details see Annex H.

### Preliminary ESCC Detail Specification

If agreed between supplier and customer, a preliminary ESCC Detail Specification shall be established in conformance with the ESCC system and based in the DEVICE information gathered so far and until DEVICE Layout Phase. **[D-ASIC, A-ASIC, FPGA, --]**

* 1. 1 ESCC Detail Specification is usually needed when the DEVICE undergoes ESCC procurement, evaluation or qualification.
  2. 2 The final ESCC Detail Specification is consolidated later with additional information acquired during the DEVICE Validation Phase.

### DEVICE Layout Phase Review

The DEVICE Layout Phase shall be concluded by the DEVICE Layout Phase Review in compliance with requirements from clause 5.1.4. **[ALL]**

The reviewers shall check that any outputs of previous phases that have not been reviewed yet are reviewed and confirmed as ready for the final physical implementation of the DEVICE. **[ALL]**

1. For example, if the DEVICE Detailed Design Phase Review was skipped and merged with the DEVICE Layout Phase Review.

The following expected outputs shall be reviewed during DEVICE Layout Phase Review: **[ALL]**

Layout Generation Report

Layout Verification Report

DEVICE Validation Plan (final) (DVaP) as in DRD in Annex D

Radiation Test Plan

DEVICE Data Sheet (update) as in DRD in Annex H

ESCC Detail Specification (preliminary)

DEVICE database (update)

## DEVICE Implementation Phase

### Overview

In the DEVICE Implementation Phase the final ASIC DEVICE is manufactured, packaged and prototypes go through Production Tests, or the final FPGA DEVICE is programmed, in compliance with DEVICE Development Plan. The phase concludes by the delivery of the tested DEVICES which undergo validation and customer acceptance in the DEVICE Validation, Acceptance and Maintenance Phase.

### Production and test

Tasks specified in requirements 5.7.2b to 5.7.2e shall be performed and documented by the supplier in an ASIC Production Tests Report, for ASICs, and an FPGA Programming Test Report for FPGAs. **[ALL]**

The committed number of DEVICEs using the technology choices specified in the DEVICE Development Plan of DRD in Annex B and DEVICE Requirements Specification of DRD in Annex A shall be manufactured, for ASIC, or programmed, for FPGA. **[D-ASIC, A-ASIC, FPGA, --]**

ASIC Production Tests shall be performed on the ASIC batch agreed between customer and supplier used for the validation tests during the DEVICE Validation, Acceptance and Maintenance Phase in compliance with DEVICE Validation Plan specified in the DRD of Annex D. **[D-ASIC, A-ASIC, --, --]**

FPGA Programming Tests shall be performed on the same devices used for the validation tests during the DEVICE Validation, Acceptance and Maintenance Phase. in compliance with DEVICE Validation Plan as per DRD Annex D. **[--, --, FPGA, --]**

The supplier shall generate the FPGA Programming Test Report including the following: **[--, --, FPGA, --]**

FPGA programming steps indicating compliance to the FPGA technology provider's "FPGA programming guidelines".

Input and output files, specifying the format, identifier, version of netlist files, checksum and bit stream files used and generated during programming.

HW and SW equipment used.

The exact FPGA device part used, including serial number and manufacturing date.

### DEVICE Database update

Files generated during the DEVICE Implementation Phase shall be added to the DEVICE Database. **[D-ASIC, A-ASIC, FPGA, --]**

* 1. 1 For example, new FPGA bit stream files for the final FPGA technology .
  2. 2 Expected outputs of the DEVICE Implementation phase are the ASIC Production Tests Report or FPGA Programming Tests Report, all files used during the production or programming tests and the agreed number of tested DEVICES.

## DEVICE Validation, Acceptance and Maintenance Phase

### Overview

This is the last phase of the development of the DEVICE. The manufactured or programmed parts which already went through Production Tests, in case of ASICs, or Programming Tests, in case of FPGAs, now undergo validation tests, as defined in the DEVICE Validation Plan, and if agreed with the customer, radiation tests too. Sometimes these validation tests help to uncover problems or defects in the DEVICE technology provided by the ASIC manufacturer or the DEVICE technology provider. Sometimes the validation tests find design problems that were unfortunately not detected by verification due to tools or design kits limitations or not exhaustive verification coverage. With the data measured in all these tests, the existing versions of the DEVICE user and procurement documents, as agreed with the customer, are corrected and completed by the supplier. The DEVICE Validation, Acceptance and Maintenance Phase Review, once declared successful, constitutes the acceptance by the customer of the outputs contractually agreed as deliverables.

In some cases, contractually agreed deliverables can include some of the expected output hardware such as validation tests boards, and software used for the validation tests.

### DEVICE validation

Tasks specified in requirements 5.8.2b to 5.8.2f shall be performed and documented by the supplier in the DEVICE Validation Report. **[ALL]**

The DEVICE validation shall be performed in compliance with the DEVICE Validation Plan specified in DRD Annex D . **[ALL]**

The supplier shall design and build the validation test set-up representative of the intended system application environment as defined in the DEVICE Validation Plan. **[ALL]**

The supplier shall use the validation test set-up to perform validation tests that cover all requirements in compliance with DEVICE Validation Plan. **[ALL]**

1. Requirements validated include functional, electrical, environmental, test modes and stress conditions.

If agreed with the customer and planned in the DEVICE Validation Plan, the supplier shall perform ESCC evaluation or qualification tests. **[D-ASIC, A-ASIC, FPGA, --]**

1. For example, as defined in ESCC 9000 specifications: burn-in, V/T stress tests or any screening tests.

If agreed with the customer and according to the DEVICE Radiation Test Plan, the supplier shall perform radiation tests and document the results in the Radiation Test Report. **[ALL]**

### DEVICE Support and Maintenance

The final DEVICE Support and Maintenance Plan shall be agreed with the customer and produced by the supplier in compliance to DRD in Annex E. **[ALL]**

All support and maintenance activities shall be logged in predefined formats and retained in maintenance records. **[ALL]**

Support and maintenance records shall be established, including, as a minimum, the following information: **[ALL]**

list of requests for assistance or problem reports that have been received and the current status of each;

organization responsible for responding to requests for assistance or implementing the appropriate corrective actions;

priorities assigned to the corrective actions;

results of the corrective actions;

statistical data on failure occurrences and maintenance activities.

### Experience Summary Report

If agreed with the customer, an Experience Summary Report shall be generated in compliance with DRD in Annex I. **[ALL]**

### Final versions of application and procurement documents

If agreed with the customer, the final ESCC Detail Specification shall be updated based on the validation test results. **[D-ASIC, A-ASIC, FPGA, --]**

For DEVICES that are used as off-the-shelf products the final DEVICE Data Sheet shall be updated based on the validation test results. **[ALL]**

If agreed with the customer, a DEVICE User Manual document shall be established in order to guide DEVICE users through different electrical and functional configurations of the DEVICE in typical system applications. **[ALL]**

1. For example describing suitable bias circuitry, supply voltages and configuration modes for typical use scenarios.

### DEVICE Validation, Acceptance and Maintenance Phase Review

The DEVICE Validation, Acceptance and Maintenance Phase shall be concluded by the DEVICE Validation, Acceptance and Maintenance Phase Review in compliance with requirements from clause 5.1.4. **[ALL]**

The reviewers shall review expected outputs of DEVICE Implementation Phase, in addition to all the expected outputs of this DEVICE Validation, Acceptance and Maintenance Phase. **[ALL]**

The reviewers shall check that the DEVICE meets all functional, performance, interface and other requirements in compliance with the DEVICE Requirements Specification as per DRD Annex A. **[ALL]**

The reviewers shall check that preventive measures or contingency plans exist for all identified risk items reported in the FRAR, including any new ones identified in the Validation, Acceptance and Maintenance Phase, in order to accept the identified risks prior to: **[ALL]**

DEVICE acceptance by the customer.

FM production, if planned.

The following expected outputs shall be reviewed during DEVICE Validation, Acceptance and Maintenance Phase Review: **[ALL]**

Agreed number of tested and validated DEVICES

ASIC Production Tests Report or

FPGA Programming Tests Report

DEVICE Validation Report

Radiation Test Report

DEVICE Support and Maintenance Plan (final) (DSMP) as in DRD in Annex E

Experience Summary Report as in DRD in Annex I

DEVICE Data Sheet (final) as in DRD in Annex H

ESCC Detail Specification (final)

DEVICE User Manual

Validation Tests hardware and software

DEVICE Database (final)

# Pre-tailoring according to DEVICE criticality and type

## DEVICE criticality categories

Criticality categories are assigned to DEVICE products as specified in ECSS-Q-ST-30 clause 5.4, and ECSS-Q-ST-40 clause 6.5.6.3 specifies the relationship between the criticality category of the DEVICE products, the highest criticality of the functions implemented by the DEVICE and the existing system compensating provisions, as specified in ECSS-Q-ST-30, clause 5.4, and ECSS-Q-ST-40, clause 6.5.6.3.

To any DEVICE product type described in the second right column of Table 6‑1 the corresponding criticality category in the left column is assigned. For example, both "*DEVICE involved in category I functions AND: no compensating provisions exist*" and "*DEVICE included in compensating provisions for category I functions*" are category A DEVICEs.

Table 6‑1: DEVICE criticality categories

|  |  |  |  |
| --- | --- | --- | --- |
| DEVICE criticality category | Definition of DEVICE types according to criticality of the “functions” (at system level) and compensating provisions | Dependability consequences | Safety consequences |
| **A** | DEVICE involved in **category I functions**  AND: no compensating provisions exist | Failure propagation (Only for lower than system level analysis) (refer to requirement 5.3.2.c of ECSS-Q-ST-30) | * Loss of life, life-threatening or permanently disabling injury or occupational illness * Loss of system * Loss of an interfacing manned flight system * Loss of launch site facilities * Severe detrimental environmental effects |
| DEVICE included in compensating provisions for **category I functions** |
| **B** | DEVICE involved in **category I functions**  AND: at least one of the following compensating provisions is available, meeting the requirements defined in ECSS-Q-ST-30 clause 5.4 and ECSS-Q-ST-40 clause 6.5.6.3:   * A hardware implementation; in case of DEVICE implementation it shall be classified as criticality A * A software implementation; this software implementation shall be classified as criticality A * An operational procedure | Loss of mission | * Temporarily disabling but not life threatening injury, or temporary occupational illness * Major damage to an interfacing flight system * Major damage to ground facilities * Major damage to public or private property * Major detrimental environmental effects |
| DEVICE involved in **category II functions**  AND: no compensating provisions exist |
| DEVICE included in compensating provisions for category II functions |
| **C** | DEVICE involved in **category II functions**  AND: at least one of the following compensating provisions is available, meeting the requirements defined in ECSS-Q-ST-30 clause 5.4 and ECSS-Q-ST-40 clause 6.5.6.3:   * A hardware implementation; in case of DEVICE implementation it shall be classified as criticality B * A software implementation; this software implementation shall be classified as criticality B * An operational procedure | Major mission degradation |  |
| DEVICE involved in **category III functions**  AND: no compensating provisions exist |
| DEVICE included in compensating provisions for category III functions |
| **D** | DEVICE involved in **category III functions**  AND: at least one of the following compensating provisions is available, meeting the requirements defined in ECSS-Q-ST-30 clause 5.4 and ECSS-Q-ST-40 clause 6.5.6.3:  - A hardware implementation; in case of DEVICE implementation it shall be classified as criticality C  - A software implementation; this software implementation shall be classified as criticality C  - An operational procedure | Minor mission degradation or **any other effect** |  |
| DEVICE involved in **category IV functions**  AND: no compensating provisions exist |

## Pre-tailoring Matrix

The following applicability matrix represents a tailoring of the requirements of ECSS-E-ST-20-40 based on the DEVICE type and the DEVICE criticality category defined respectively in previous clause 6.1.

For each requirement of this Standard and for each DEVICE type and criticality category, an indication is given on whether that requirement is applicable (“yes”), not applicable (“no”), or partially applicable as specified for a DEVICE of criticality category D. By default, all requirements are applicable to DEVICES of criticality categories A, B and C.

The right most column indicates with a “yes” which requirements are *conditional requirements*, because they are only applicable if the stated condition of the requirement main text is met.

This pre-tailoring matrix is not following the same structure as in ECSS-Q-ST-30 clause 8 where thepre-tailoring is done according to the following space product types such as space system, space segment element, launch segment element, ground segment element and sub-systems, etc.

Table 6‑2: Pre-tailoring Matrix

|  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **ECSS Source ID** | **Requirement**  **main text** | **Requirement**  **NOTES** | **Digital ASIC** | **Analog ASIC** | **FPGA** | **IP  Core** | **if CRITICALITY Category D** | **Conditional requirement** |
| **5.1** | **General requirements** |  |  |  |  |  |  |  |
| **5.1.2** | **Tailoring according to DEVICE type and DEVICE criticality** |  |  |  |  |  |  |  |
| 5.1.2a | Criticality category of the DEVICE under development shall be discussed and agreed with the customer. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.1.2b | Customer and supplier shall define the final tailoring of the requirements of ECSS-E-ST-20-40 according to the type of DEVICE and according to its criticality category in compliance with clause 6. [ALL] |  | yes | yes | yes | yes | yes |  |
| **5.1.3** | **DEVICE engineering development flow** |  |  |  |  |  |  |  |
| 5.1.3a | The DEVICE development phases and milestones shall be in conformance with the generic engineering flow presented in Figure 5‑1. [ALL] | NOTE The equivalence of ECSS-M-ST-10 phases and milestone names with respect to ECSS-E-ST-20-40 is presented in Annex L. | yes | yes | yes | yes | yes |  |
| 5.1.3b | If the DEVICE development is planned to undergo a first Engineering Model development followed by a Flight Model development, customer and supplier shall agree whether EM and FM are treated as two independent DEVICE developments or as a single DEVICE development where the EM is mainly a prototype verification step for the development of the final FM DEVICE. [ALL] | NOTE 1 Treating EM and FM as independent developments can be adequate whenever their respective implementation technologies are significantly different, and therefore the models of EM and FM DEVICES are significantly different too. NOTE 2 Treating EM and FM as independent developments can also be adequate if EM DEVICE is planned to be used as a stand-alone product and not just as an intermediate verification step for the FM DEVICE. | yes | yes | yes | yes | yes | yes |
| 5.1.3c | All inputs and tools used to reproduce DEVICE development steps in every phase shall follow the documentation and configuration management requirements in compliance with clause 8 of ECSS-Q-ST-60-02. [ALL] | NOTE 1 Examples of such inputs are simulation test patterns, schematics, VHDL source codes and synthesis scripts. NOTE 2 Examples of DEVICE development steps are netlist generation and netlist verification.  NOTE 3 Tools are any design, verification and validation software and hardware tools used during the DEVICE development. | yes | yes | yes | yes | no |  |
| 5.1.3d | The supplier shall ensure automatic repeatability of all development steps that make use of CAD tools in order to facilitate iterations in the flow. [ALL] | NOTE Examples of planned iterations include repetitions of self-checking simulations as the design is maturing. But iterations in the development flow can also be needed due to unexpected changes to the requirements, the technology or any unforeseen modifications to the design | yes | yes | yes | yes | no |  |
| 5.1.3e | Each planned additional intermediate step, parallel step or not planned design iteration leading to a new DEVICE database release shall undergo its own dedicated review. [ALL] | NOTE Examples of the three types of flow variations are given in Annex J. | yes | yes | yes | yes | no |  |
| 5.1.3f | In order to reopen a phase that was successfully closed already, the supplier shall discuss and agree it with the customer. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.1.3g | Every output shall be updated at the end of every phase with any relevant new information gathered during the phase. [ALL] |  | yes | yes | yes | yes | yes |  |
| **5.1.4** | **Phase Reviews** |  |  |  |  |  |  |  |
| 5.1.4a | The outputs generated within each phase shall be reviewed by the customer with the support of the supplier. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.1.4b | The reviewers shall analyse the preventive measures and contingency plans for all identified open issues and risk items identified in the DEVICE Feasibility and Risk Assessment to define and agree with the customer the risks that are taken for starting the next phase. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.1.4c | The reviewers shall check that all expected outputs contain all the relevant information and with a level of detail that avoids ambiguity. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.1.4d | Any missing information and open points and their impact on following phases shall be assessed, registered and agreed with the customer in the MoM of the phase review with an indication of the expected time of completion of the open points. [ALL] |  | yes | yes | yes | yes | yes |  |
| **5.2** | **DEVICE Definition Phase** |  |  |  |  |  |  |  |
| **5.2.2** | **DEVICE Requirements Specification** |  |  |  |  |  |  |  |
| 5.2.2a | The supplier shall specify the complete set of DEVICE requirements in the DEVICE Requirements Specification in compliance with DRD from Annex A. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.2.2b | The supplier shall ensure that all System Requirements that are relevant to the DEVICE are flowed down to the DRS allowing back traceability. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.2.2c | If the DEVICE contains one or more processing unit, the supplier shall flow the HW-SW partitioning requirements in the System Requirements down into the DEVICE Requirements Specification. [D-ASIC, --, FPGA, IP] | NOTE HW-SW partitioning is usually done by the System team, often the customer, in collaboration with HW and SW development teams (see requirement 5.2.2.4.a of ECSS-E-ST-40). | yes | no | yes | yes | yes | yes |
| **5.2.3** | **DEVICE Development Plan** |  |  |  |  |  |  |  |
| 5.2.3a | The supplier shall provide the customer with a complete description of the DEVICE development global strategy in the DEVICE Development Plan which in compliance with DRD from Annex B. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.2.3b | The development methodology of any subcontractors in charge of developing any of the Building Blocks for the DEVICE shall be ascertained by the supplier and agreed with the customer. [ALL] | NOTE For example, whether deviations or tailoring to ECSS-E-ST-20-40 are applied. | yes | yes | yes | yes | no |  |
| 5.2.3c | Design and verification responsibilities shall be assigned to different people in order to guarantee independent verification. [ALL] | NOTE For example the FPGA Responsible Engineer can take over the role of the FPGA Designer or of the FPGA Verification Engineer, but not both. | yes | yes | yes | yes | no |  |
| 5.2.3d | If the DEVICE contains one or more processing units, the supplier shall plan and document how to synchronise the DEVICE development flow key milestones with the System and SW development flows key milestones in order to manage dependencies between DEVICE, SW and System developments. [D-ASIC, --, FPGA, IP] |  | yes | no | yes | yes | yes | yes |
| 5.2.3e | If the DEVICE contains both analog and digital blocks, the supplier shall plan and document how to synchronise the DEVICE development flow key milestones with the analog and digital development flows key milestones in order to manage dependencies. [D-ASIC, A-ASIC, FPGA, IP] |  | yes | yes | yes | yes | yes |  |
| 5.2.3f | Modifications to IP Cores shall be justified and agreed between supplier and customer, documented in the DDP, DVeP and DVaP, specified in DRDs of Annex B, Annex C, and Annex D, and updated accordingly whenever these modifications are agreed. [ALL] |  | yes | yes | yes | yes | yes |  |
| **5.2.4** | **Preliminary Verification and Validation Plans** |  |  |  |  |  |  |  |
| 5.2.4a | The supplier shall define the general approach to verifying and validating the DEVICE in preliminary Verification and Validation Plans in compliance with DRDs from Annex C and Annex D. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.2.4b | The supplier shall include the different types of verification and validation methods and tests, and a matrix for the traceability of their execution and the results obtained. [ALL] | NOTE For example, which parts of the DEVICE are verified and validated separately, whether or not preliminary HW prototypes are used for DEVICE verification, specific Design-for-Test and test modes needed to accelerate otherwise too lengthy verification or validation steps, verification and validation approach when processing units are part of the DEVICE. | yes | yes | yes | yes | yes |  |
| 5.2.4c | Modified IP Cores shall be treated as Building Blocks that undergo full verification and validation. [ALL] |  | yes | yes | yes | yes | yes |  |
| **5.2.3** | **DEVICE Development Plan** |  |  |  |  |  |  |  |
| 5.2.3a | The supplier shall provide the customer with a complete description of the DEVICE development global strategy in the DEVICE Development Plan which in compliance with DRD from Annex B. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.2.3b | The development methodology of any subcontractors in charge of developing any of the Building Blocks for the DEVICE shall be ascertained by the supplier and agreed with the customer. [ALL] | NOTE For example, whether deviations or tailoring to ECSS-E-ST-20-40 are applied. | yes | yes | yes | yes | no |  |
| 5.2.3c | Design and verification responsibilities shall be assigned to different people in order to guarantee independent verification. [ALL] | NOTE For example the FPGA Responsible Engineer can take over the role of the FPGA Designer or of the FPGA Verification Engineer, but not both. | yes | yes | yes | yes | no |  |
| 5.2.3d | If the DEVICE contains one or more processing units, the supplier shall plan and document how to synchronise the DEVICE development flow key milestones with the System and SW development flows key milestones in order to manage dependencies between DEVICE, SW and System developments. [D-ASIC, --, FPGA, IP] |  | yes | no | yes | yes | yes | yes |
| 5.2.3e | If the DEVICE contains both analog and digital blocks, the supplier shall plan and document how to synchronise the DEVICE development flow key milestones with the analog and digital development flows key milestones in order to manage dependencies. [D-ASIC, A-ASIC, FPGA, IP] |  | yes | yes | yes | yes | yes |  |
| 5.2.3f | Modifications to IP Cores shall be justified and agreed between supplier and customer, documented in the DDP, DVeP and DVaP, specified in DRDs of Annex B, Annex C, and Annex D, and updated accordingly whenever these modifications are agreed. [ALL] |  | yes | yes | yes | yes | yes |  |
| **5.2.5** | **Preliminary DEVICE Support and Maintenance Plan** |  |  |  |  |  |  |  |
| 5.2.5a | If agreed between supplier and customer a preliminary DEVICE Support and Maintenance Plan shall be produced by the supplier in compliance with DRD from Annex E. [ALL] |  | yes | yes | yes | yes | yes |  |
| **5.2.6** | **Feasibility and Risk Assessment** |  |  |  |  |  |  |  |
| 5.2.6a | The supplier shall perform a feasibility and risk assessment of the development of the DEVICE and document it in the Feasibility and Risk Assessment Report in compliance with DRD in Annex F. [ALL] |  | yes | yes | yes | yes | yes |  |
| **5.2.7** | **DEVICE Definition Phase Review** |  |  |  |  |  |  |  |
| 5.2.7a | The DEVICE Definition Phase shall be concluded by a DEVICE Definition Phase Review in compliance with requirements from clause 5.1.4. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.2.7b | The reviewers shall check that the DEVICE development activity as defined in the DDP as in DRD in Annex B is feasible within the limits imposed by the project requirements, resources, schedule and budgetary constraints. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.2.7c | The following expected outputs shall be reviewed during DEVICE Definition Phase Review: [ALL] 1. DEVICE Requirements Specification (DRS) as in DRD in Annex A 2. DEVICE Development Plan (DDP) as in DRD in Annex B 3. DEVICE Verification Plan (preliminary) as in DRD in Annex C 4. DEVICE Validation Plan (preliminary) as in DRD in Annex D 5. DEVICE Support and Maintenance Plan (preliminary) as in DRD in Annex E 6. Feasibility and Risk Assessment Report (FRAR) as in DRD in Annex F |  | yes | yes | yes | yes | yes |  |
| **5.3** | **DEVICE Architecture Definition Phase** |  |  |  |  |  |  |  |
| **5.3.2** | **Architecture Definition** |  |  |  |  |  |  |  |
| 5.3.2a | The supplier shall define the DEVICE architecture and document it in the Architecture Definition Report in compliance with DRD in Annex G. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.3.2b | Any pertinent additions and modifications to the DRS of DRD in Annex A due to the DEVICE architecture definitions shall be included in an updated DRS. [ALL] | NOTE This is done in order to guide the DEVICE designers’ work in the lower level DEVICE Design and Verification Phase and later in the DEVICE Detailed Design Phase. | yes | yes | yes | yes | yes |  |
| **5.3.3** | **Updated DEVICE Verification and Validation Plans** |  |  |  |  |  |  |  |
| 5.3.3a | The supplier shall update and maintain the preliminary DEVICE Verification and Validation Plans in accordance with Annex C and Annex D, defining simulation and test strategies for requirements impacting the DEVICE architecture definition. | NOTE For example test strategies to validate radiation effects mitigation techniques introduced at DEVICE architectural level or HW-SW interfaces and functional dependencies. | no | no | no | no | yes |  |
| **5.3.4** | **DEVICE Architecture Definition Phase Review** |  |  |  |  |  |  |  |
| 5.3.4a | The DEVICE Architecture Definition Phase shall be concluded by a DEVICE Architecture Definition Phase Review in compliance with requirements from clause 5.1.4. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.3.4b | The reviewers shall check that the selected architectural trade-offs meet the requirements fixed during the DEVICE Definition Phase. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.3.4c | The following expected outputs shall be reviewed during DEVICE Architecture Definition Phase Review: [ALL] 1. Architecture Definition Report as in DRD in Annex G 2. DEVICE Verification plan (update) (DVeP) as in DRD in Annex C 3. DEVICE Validation Plan (update) (DVaP) as in DRD in Annex D 4. Feasibility and Risk Assessment Report (update) (FRAR) as in DRD in Annex F |  | yes | yes | yes | yes | yes |  |
| **5.4** | **DEVICE Design and Verification Phase** |  |  |  |  |  |  |  |
| **5.4.2** | **DEVICE Verification Plan** |  |  |  |  |  |  |  |
| 5.4.2a | A DEVICE Verification Plan in compliance with DRD in Annex C shall be completed and ready at DEVICE Design and Verification Phase Review. [ALL] |  | yes | yes | yes | yes | yes |  |
| **5.4.3** | **DEVICE Design and Verification** |  |  |  |  |  |  |  |
| 5.4.3a | Tasks specified in requirements 5.4.3b to 5.4.3j shall be performed and documented by the supplier in a DEVICE Design Report. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.4.3b | The supplier shall generate the DEVICE models needed as input to the subsequent DEVICE Detailed Design Phase. [ALL] | NOTE 1 For example synthesizable RTL models for digital circuits, or behavioral models for analog circuits. NOTE 2 Simulations of DEVICE behavioral models of critical functions and algorithms can be very useful during the DEVICE Architecture Definition Phase and Feasibility and Risk Assessment, as they can be valuable tools for further verification tasks. | yes | yes | yes | yes | yes |  |
| 5.4.3c | The supplier shall model analog block interfaces, drivers and loads including their estimated parasitics. [--, A-ASIC, --, --] | NOTE For example parasitics introduced by the package, bonding or wiring tracks. | no | yes | no | no | yes |  |
| 5.4.3d | The supplier shall perform an analysis of key analog parameters and their sensitivity to manufacturing and environmental variations in order to consequently protect the DEVICE analog blocks against those variations. [--, A-ASIC, --, --] | NOTE For example, parameters such as circuit dimensions or electrical parameters which can be affected by process manufacturing and external T, V or I variations. | no | yes | no | no | yes |  |
| 5.4.3e | The supplier shall define and document the global approach to integration of new and existing Building Blocks and IP Cores up until the entire DEVICE is integrated at top level. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.4.3f | The supplier shall generate the necessary DEVICE verification files, verify the DEVICE models following the DEVICE Verification Plan of DRD in Annex C and document results in the first iteration of the Design Verification Report. [ALL] | NOTE Verification files examples are HDL simulation testbenches, external components models, and data files defining stimuli and expected outputs. | yes | yes | yes | yes | yes |  |
| 5.4.3g | The supplier shall perform a preliminary floorplan and a preliminary technology mapping to ensure a successful place-and-route in cases where this early assessment can be of added value. [D-ASIC, A-ASIC, FPGA,--] | NOTE Technology mapping for digital circuits can be achieved for example by synthesis tools that transform RTL models into gate-level netlists. | yes | yes | yes | no | yes | yes |
| 5.4.3h | The supplier shall re-assess the feasibility and risks, including trade-offs for any conflicting requirements, update the FRAR and implement the best design choices accordingly. [ALL] | NOTE For example power consumption versus speed and performance, pin count versus package size and complexity versus die area, update the FRAR and implement the best design choices accordingly. | yes | yes | yes | yes | yes |  |
| 5.4.3i | The supplier shall specify the configuration applied to IP Cores used in the DEVICE. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.4.3j | The supplier shall specify any modifications done to IP Cores as justified in the FRAR and agreed between supplier and customer. [ALL] |  | yes | yes | yes | yes | yes |  |
| **5.4.4** | **DEVICE Database** |  |  |  |  |  |  |  |
| 5.4.4a | The supplier shall create and maintain a DEVICE Database with all the files needed as inputs for the DEVICE Detailed Design Phase and phase reiterations, including items specified in 5.4.4b to 5.4.4d. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.4.4b | The DEVICE Database shall include the DEVICE models and other electronic files needed for the complete DEVICE netlist generation. [ALL] | NOTE For example high-level simulation, behavioral and RTL models and analog design models. | yes | yes | yes | yes | yes |  |
| 5.4.4c | The DEVICE Database shall include the executable and script files used for verification of the DEVICE models. [ALL] | NOTE For example testbenches, simulation control or constraint files, external component models, stimuli input files and expected output files, ad-hoc executable files to process verification results and results log files. | yes | yes | yes | yes | yes |  |
| 5.4.4d | The DEVICE Database shall include the description of what the DEVICE Database contains, including the files structure, naming conventions and version control labels. [ALL] |  | yes | yes | yes | yes | yes |  |
| **5.4.5** | **Preliminary DEVICE Data Sheet** |  |  |  |  |  |  |  |
| 5.4.5a | If agreed with the customer, the supplier shall generate a preliminary DEVICE Data Sheet in compliance with DRD from Annex H. [D-ASIC, A-ASIC, --, IP] | NOTE 1 Data Sheets are in general intended for users of the DEVICE who do not have access to the DEVICE development documents such as the DEVICE Requirements Specification. NOTE 2 For example, if the DEVICE is marketed as an off-the-shelf product.  NOTE 3 Some of the DEVICE technical parameters are inherent to the technology used to implement the DEVICE and therefore can be provided by the technology provider for example in the form of blank FPGA Data Sheets or ASIC manufacturer and standard cell library documents. | yes | yes | no | yes | yes | yes |
| 5.4.5b | The preliminary DEVICE Data Sheet shall contain all parts of the final DEVICE Data Sheet, with the same level of detail, using clearly identified estimated values for those parameter values that are not yet confirmed. [D-ASIC, A-ASIC, --, IP] | NOTE For example, preliminary values can be obtained by simulation or measurements on a prototype, while final parameter values are confirmed with the validated DEVICE. | yes | yes | no | yes | yes |  |
| **5.4.6** | **DEVICE Design and Verification Phase Review** |  |  |  |  |  |  |  |
| 5.4.6a | The DEVICE Design and Verification Phase shall be concluded by the DEVICE Design and Verification Phase Review in compliance with requirements from clause 5.1.4. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.4.6b | The following expected outputs shall be reviewed during DEVICE Design and Verification Phase Review: [ALL] 1. DEVICE Verification Plan (final) (DVeP) as in DRD in Annex C 2. DEVICE Design Report 3. Design Verification Report 4. DEVICE Data Sheet (preliminary) as in DRD in Annex H 5. DEVICE database 6. Feasibility and Risk Assessment Report (update) (FRAR) as in DRD in Annex F |  | yes | yes | yes | yes | yes |  |
| **5.5** | **DEVICE Detailed Design Phase** |  |  |  |  |  |  |  |
| 5.5.1a | Meeting DEVICE timing, occupancy and power targets sometimes can need performing iterations between netlist generation and layout generation. |  | no | no | no | no | yes |  |
| **5.5.2** | **Netlist Generation** |  |  |  |  |  |  |  |
| 5.5.2a | Tasks specified in requirements 5.5.2b to 5.5.2u shall be performed and documented by the supplier in a Netlist Generation Report. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.5.2b | The supplier shall confirm use of design tools version as specified in the DEVICE Development Plan of DRD in Annex B, including the tools maintenance status, known bugs and existing patches. [ALL] |  | yes | yes | yes | yes | no |  |
| 5.5.2c | The supplier shall choose and implement the pre-layout netlist generation with the selected tool options and constraints. [ALL] | NOTE For example, script variables and commands to control the timing, area, power, types of library cells used or different synthesis modes for complex DEVICES. | yes | yes | yes | yes | yes |  |
| 5.5.2d | Clock, reset and other signals needing specific buffering and delay-controlled distribution with high fan-out shall be implemented using available netlist generation resources. [D-ASIC, A-ASIC, FPGA, --] | NOTE These buffers and signal distribution trees can be implemented during the Layout Phase also, depending on what is the target implementation technology. | yes | yes | yes | no | yes |  |
| 5.5.2e | DFT and Production Tests requirements shall be implemented. [D-ASIC, A-ASIC, --, IP] |  | yes | yes | no | yes | yes |  |
| 5.5.2f | The radiation hardness concept shall be implemented. [ALL] | NOTE For example TMR, safe state machines or error detection and correction. | yes | yes | yes | yes | yes |  |
| 5.5.2g | A floorplan shall be defined or refined if already existing. [ALL] |  | yes | yes | yes | yes | no |  |
| 5.5.2h | I/O buffers shall be confirmed and implemented. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.5.2i | The supplier shall implement design parameter centring based on simulations, allowing margins that account for final layout and process variations, in order to maximise yield. [--, A-ASIC, --, IP] |  | no | yes | no | yes | yes |  |
| 5.5.2j | The supplier shall justify and document any library cells selections.  [D-ASIC, A-ASIC, --, IP] | NOTE For example, some cells can be excluded from being used due to their weaker radiation performance, or some specific cells get higher priority in being used due to their more favorable timing characteristics. | yes | yes | no | yes | yes |  |
| 5.5.2k | The supplier shall describe any logic cells that were specially developed for the DEVICE. [D-ASIC, A-ASIC, --, IP] | NOTE For example, to achieve higher radiation tolerance, to meet testability, manufacturability or power consumption DRS requirements, or to meet technology provider constraints. | yes | yes | no | yes | yes |  |
| 5.5.2l | The supplier shall describe any Design-For-Manufacturability strategies applied during netlist generation. [D-ASIC, A-ASIC, --, --] |  | yes | yes | no | no | no |  |
| 5.5.2m | The supplier shall specify and justify the use of any black-boxes in the netlist. [ALL] | NOTE For example, elements of the netlist that cannot be modified by using dont-touch synthesis tool attributes or that cannot be interpreted by synthesis tool, or netlist blocks which are added at a later stage. | yes | yes | yes | yes | yes |  |
| 5.5.2n | The supplier shall document all constraints applied during netlist generation. [ALL] | NOTE For example timing, area or power constraints, process variations, temperature and voltage operating conditions, radiation environment constraints, technology supplier or manufacturer-specific design rules and IP Core synthesis constraints provided by the IP provider. | yes | yes | yes | yes | no |  |
| 5.5.2o | Level of utilization of available resources shall be determined and documented. [ALL] | NOTE For example, the number of logic and memory cells used, and number of clock and reset dedicated buffers. | yes | yes | yes | yes | yes |  |
| 5.5.2p | The supplier shall specify the configuration and netlist generation constraints applied to IP Cores used in the DEVICE netlist. [ALL] |  | yes | yes | yes | yes | no |  |
| 5.5.2q | Any deviations from IP Core provider recommendations for the netlist generation of the IP Core shall be documented and justified. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.5.2r | The supplier shall document any applied derating factors. [ALL] | NOTE For example, derating factors for timing, current density or power. | yes | yes | yes | yes | no |  |
| 5.5.2s | The supplier shall document any applied margins. [ALL] | NOTE For example margins for timing, area, number of I/Os, LUT or memory blocks. | yes | yes | yes | yes | no |  |
| 5.5.2t | Influences from layout such as cross talk and matching shall be accounted for during the detail design work. [D-ASIC, A-ASIC, --, IP] |  | yes | yes | no | yes | yes |  |
| 5.5.2u | The supplier shall document how parasitic effects are dealt with. [D-ASIC, A-ASIC, --, IP] |  | yes | yes | no | yes | yes |  |
| **5.5.3** | **Netlist verification** |  |  |  |  |  |  |  |
| 5.5.3a | Tasks specified in requirements 5.5.3b to 5.5.3c shall be performed and documented by the supplier in a Netlist Verification Report. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.5.3b | Verification of the netlist shall be performed in compliance to the DEVICE Verification Plan of DRD in Annex C. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.5.3c | If Production Tests and functional test modes are planned, the supplier shall generate preliminary test vectors and verify the related DEVICE requirements. [ALL] |  | yes | yes | yes | yes | yes | yes |
| **5.5.4** | **DEVICE Data Sheet update** |  |  |  |  |  |  |  |
| 5.5.4a | The supplier shall update the preliminary DEVICE Data Sheet of DRD in Annex H according to the results obtained during the DEVICE Detailed Design Phase. [ALL] | NOTE For example new information about timing, power consumption, pin-out and resources occupation parameters. | yes | yes | yes | yes | yes |  |
| **5.5.5** | **DEVICE Database update** |  |  |  |  |  |  |  |
| 5.5.5a | The supplier shall update the DEVICE Database with the input files needed for the following DEVICE Layout and Implementation phases, including items specified in 5.5.5b to 5.5.5f. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.5.5b | The DEVICE Database shall include the pre-layout netlist. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.5.5c | The DEVICE Database shall include the preliminary set of constraints for layout. [ALL] | NOTE For example, a DEVICE floorplan, or timing, power and area constraints. [ALL] | yes | yes | yes | yes | yes |  |
| 5.5.5d | The DEVICE Database shall include the preliminary test vectors for Production Tests. [D-ASIC, A-ASIC, FPGA, --] |  | yes | yes | yes | no | yes |  |
| 5.5.5e | The DEVICE Database shall include the scripts used for an automatic and repeatable generation of the netlist and its verification, and the corresponding result log files. [D-ASIC, A-ASIC, FPGA, --] |  | yes | yes | yes | no | yes |  |
| 5.5.5f | DEVICE Database description of files structure, naming conventions, and version control labels shall be updated to reflect all the changes. [ALL] |  | yes | yes | yes | yes | yes |  |
| **5.5.6** | **DEVICE Detailed Design Phase Review** |  |  |  |  |  |  |  |
| 5.5.6a | The DEVICE Detailed Design Phase shall be concluded by the DEVICE Detailed Design Phase Review in compliance with requirements from clause 5.1.4. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.5.6b | The reviewers shall confirm the complete list of items with name and format to be provided to the company developing the DEVICE layout and manufacturing. [D-ASIC, A-ASIC, -- , -- ] | NOTE For example pre-layout netlist files, stimuli files for Production Tests and constraints files. | yes | yes | no | no | yes |  |
| 5.5.6c | The following expected outputs shall be reviewed during DEVICE Detailed Design Phase Review: [ALL] 1. Netlist Generation Report 2. Netlist Verification Report 3. DEVICE Data Sheet (update) as in DRD in Annex H 4. DEVICE Database (update) |  | yes | yes | yes | yes | yes |  |
| **5.6** | **DEVICE Layout Phase** |  |  |  |  |  |  |  |
| **5.6.2** | **Layout generation** |  |  |  |  |  |  |  |
| 5.6.2a | Tasks specified in requirements 5.6.2b to 5.6.2o shall be performed and documented by the supplier in a Layout Generation Report. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.6.2b | Floorplan of the DEVICE shall be finalised. [D-ASIC, A-ASIC, FPGA, --] |  | yes | yes | yes | no | partial (no report required) |  |
| 5.6.2c | The core and I/O-pad ring power distribution shall be generated.  [D-ASIC, A-ASIC, --, --] |  | yes | yes | no | no | yes |  |
| 5.6.2d | Test pads, if needed, shall be generated. [D-ASIC, A-ASIC, --, --] |  | yes | yes | no | no | partial (no report required) | yes |
| 5.6.2e | The bonding diagram respecting bonding and package constraints shall be generated. [D-ASIC, A-ASIC, --, --] |  | yes | yes | no | no | yes |  |
| 5.6.2f | ESD protection circuits shall be generated. [D-ASIC, A-ASIC, --, --] |  | yes | yes | no | no | partial (no report required) |  |
| 5.6.2g | The clock distribution, including clock tree and buffers shall be generated. [D-ASIC, --, --, --] |  | yes | no | no | no | yes |  |
| 5.6.2h | Any other global networks that need place and route decisions shall be generated. [D-ASIC, --, --, --] | NOTE For example reset networks. | yes | no | no | no | yes |  |
| 5.6.2i | Final set of constraints and options for the layout generation shall be selected. [D-ASIC, --, FPGA, --] | NOTE For example timing and physical resources. | yes | no | yes | no | yes |  |
| 5.6.2j | Place and route shall be performed applying all layout constraints. [D-ASIC, --, FPGA, --] | NOTE For example timing and physical resources constraints. | yes | no | yes | no | yes |  |
| 5.6.2k | Final resources utilization shall be determined. [ALL] | NOTE For example die size, number of logic elements, and number of I/Os. | yes | yes | yes | yes | yes |  |
| 5.6.2l | The supplier shall describe any Design-For-Manufacturability strategies applied during layout generation. [D-ASIC, A-ASIC, --, --] |  | yes | yes | no | no | no |  |
| 5.6.2m | The final ASIC post-layout netlist shall be generated applying manufacturer constraints and design rules and the new timing data extracted from the layout. [D-ASIC, --, --, --] | NOTE For example, the pre-layout netlist can be optimized by local re-synthesis or physical or topography synthesis in order to obtain the final post-layout netlist. | yes | no | no | no | yes |  |
| 5.6.2n | The final FPGA place and route database files needed for the verification of the FPGA layout shall be generated. [--, --, FPGA, --] | NOTE For example timing files such as SDF used for netlist timing simulation or static timing analysis, pin out assignment reports or power consumption reports. | no | no | yes | no | yes |  |
| 5.6.2o | Input files needed for the generation of the ASIC masks or for the FPGA programming shall be generated. [D-ASIC, A-ASIC, FPGA, --] | NOTE For example GDSII files for ASICs or programming bit stream files for FPGAs. | yes | yes | yes | no | yes |  |
| **5.6.3** | **Layout verification** |  |  |  |  |  |  |  |
| 5.6.3a | The supplier shall perform comprehensive layout and post-layout or post-place-and-route netlist verification according to the DEVICE Verification Plan specified in DRD in Annex C and document the results in the Layout Verification Report. [D-ASIC, A-ASIC, FPGA, --] |  | yes | yes | yes | no | yes |  |
| 5.6.3b | Major warnings and deviations from technology provider rules found during verification shall be analysed and reported in the Layout Verification Report. [D-ASIC, A-ASIC, FPGA, --] |  | yes | yes | yes | no | yes |  |
| **5.6.4** | **DEVICE Validation Plan** |  |  |  |  |  |  |  |
| 5.6.4a | The supplier shall complete and consolidate the final DEVICE Validation Plan in compliance with DRD in Annex D. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.6.4b | If agreed with the customer, radiation test plans shall be defined and documented in a dedicated DEVICE Radiation Test Plan. [ALL] |  | yes | yes | yes | yes | yes | yes |
| **5.6.5** | **DEVICE Database update** |  |  |  |  |  |  |  |
| 5.6.5a | Files generated during DEVICE Detailed Design Phase shall be added to the DEVICE Database. [D-ASIC, A-ASIC, FPGA, --] | NOTE For example post-layout netlist, SDF files, FPGA bit stream files and ASIC GDSII files. | yes | yes | yes | no | yes |  |
| 5.6.5b | The DEVICE Database shall include the scripts used for an automatic and repeatable generation of the layout files and their verification, and the corresponding result log files. [D-ASIC, A-ASIC, FPGA, --] |  | yes | yes | yes | no | yes |  |
| 5.6.5c | The DEVICE Database description of files structure, naming conventions, version control labels shall be updated to reflect all the changes. [D-ASIC, A-ASIC, FPGA, --] |  | yes | yes | yes | no | yes |  |
| **5.6.6** | **DEVICE Data Sheet update** |  |  |  |  |  |  |  |
| 5.6.6a | The supplier shall update the parameters in the DEVICE Data Sheet of DRD in Annex H according to the results obtained during the layout verification. [ALL] | NOTE For further details see Annex H. | yes | yes | yes | yes | yes |  |
| **5.6.7** | **Preliminary ESCC Detail Specification** |  |  |  |  |  |  |  |
| 5.6.7a | If agreed between supplier and customer, a preliminary ESCC Detail Specification shall be established in conformance with the ESCC system and based in the DEVICE information gathered so far and until DEVICE Layout Phase. [D-ASIC, A-ASIC, FPGA, --] | NOTE 1 ESCC Detail Specification is usually needed when the DEVICE undergoes ESCC procurement, evaluation or qualification.  NOTE 2 The final ESCC Detail Specification is consolidated later with additional information acquired during the DEVICE Validation Phase. | yes | yes | yes | no | yes |  |
| **5.6.8** | **DEVICE Layout Phase Review** |  |  |  |  |  |  |  |
| 5.6.8a | The DEVICE Layout Phase shall be concluded by the DEVICE Layout Phase Review in compliance with requirements from clause 5.1.4. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.6.8b | The reviewers shall check that any outputs of previous phases that have not been reviewed yet are reviewed and confirmed as ready for the final physical implementation of the DEVICE. [ALL] | NOTE For example, if the DEVICE Detailed Design Phase Review was skipped and merged with the DEVICE Layout Phase Review. | yes | yes | yes | yes | yes |  |
| 5.6.8c | The following expected outputs shall be reviewed during DEVICE Layout Phase Review: [ALL] 1. Layout Generation Report 2. Layout Verification Report 3. DEVICE Validation Plan (final) (DVaP) as in DRD in Annex D 4. Radiation Test Plan 5. DEVICE Data Sheet (update) as in DRD in Annex H 6. ESCC Detail Specification (preliminary) 7. DEVICE database (update) |  | yes | yes | yes | yes | yes |  |
| **5.7** | **DEVICE Implementation Phase** |  |  |  |  |  |  |  |
| **5.7.2** | **Production and test** |  |  |  |  |  |  |  |
| 5.7.2a | Tasks specified in requirements 5.7.2b to 5.7.2e shall be performed and documented by the supplier in an ASIC Production Tests Report, for ASICs, and an FPGA Programming Test Report for FPGAs. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.7.2b | The committed number of DEVICEs using the technology choices specified in the DEVICE Development Plan of DRD in Annex B and DEVICE Requirements Specification of DRD in Annex A shall be manufactured, for ASIC, or programmed, for FPGA. [D-ASIC, A-ASIC, FPGA, --] |  | yes | yes | yes | no | yes |  |
| 5.7.2c | ASIC Production Tests shall be performed on the ASIC batch agreed between customer and supplier used for the validation tests during the DEVICE Validation, Acceptance and Maintenance Phase in compliance with DEVICE Validation Plan specified in the DRD of Annex D. [D-ASIC, A-ASIC, --, --] |  | yes | yes | no | no | yes |  |
| 5.7.2d | FPGA Programming Tests shall be performed on the same devices used for the validation tests during the DEVICE Validation, Acceptance and Maintenance Phase. in compliance with DEVICE Validation Plan as per DRD Annex D. [--, --, FPGA, --] |  | no | no | yes | no | partial (no report required) |  |
| 5.7.2e | The supplier shall generate the FPGA Programming Test Report including the following: [--, --, FPGA, --] 1. FPGA programming steps indicating compliance to the FPGA technology provider's "FPGA programming guidelines". 2. Input and output files, specifying the format, identifier, version of netlist files, checksum and bit stream files used and generated during programming. 3. HW and SW equipment used.  4. The exact FPGA device part used, including serial number and manufacturing date. |  | no | no | yes | no | no |  |
| **5.7.3** | **DEVICE Database update** |  |  |  |  |  |  |  |
| 5.7.3a | Files generated during the DEVICE Implementation Phase shall be added to the DEVICE Database. [D-ASIC, A-ASIC, FPGA, --] | NOTE1 For example, new FPGA bit stream files for the final FPGA technology .  NOTE2 Expected outputs of the DEVICE Implementation phase are the ASIC Production Tests Report or FPGA Programming Tests Report, all files used during the production or programming tests and the agreed number of tested DEVICES. | yes | yes | yes | no | yes |  |
| **5.8** | **DEVICE Validation, Acceptance and Maintenance Phase** |  |  |  |  |  |  |  |
| **5.8.2** | **DEVICE validation** |  |  |  |  |  |  |  |
| 5.8.2a | Tasks specified in requirements 5.8.2b to 5.8.2f shall be performed and documented by the supplier in the DEVICE Validation Report. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.8.2b | The DEVICE validation shall be performed in compliance with the DEVICE Validation Plan specified in DRD Annex D . [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.8.2c | The supplier shall design and build the validation test set-up representative of the intended system application environment as defined in the DEVICE Validation Plan. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.8.2d | The supplier shall use the validation test set-up to perform validation tests that cover all requirements in compliance with DEVICE Validation Plan. [ALL] | NOTE Requirements validated include functional, electrical, environmental, test modes and stress conditions. | yes | yes | yes | yes | yes |  |
| 5.8.2e | If agreed with the customer and planned in the DEVICE Validation Plan, the supplier shall perform ESCC evaluation or qualification tests. [D-ASIC, A-ASIC, FPGA, --] | NOTE For example, as defined in ESCC 9000 specifications: burn-in, V/T stress tests or any screening tests. | yes | yes | yes | no | yes | yes |
| 5.8.2f | If agreed with the customer and according to the DEVICE Radiation Test Plan, the supplier shall perform radiation tests and document the results in the Radiation Test Report. [ALL] |  | yes | yes | yes | yes | yes | yes |
| **5.8.3** | **DEVICE Support and Maintenance** |  |  |  |  |  |  |  |
| 5.8.3a | The final DEVICE Support and Maintenance Plan shall be agreed with the customer and produced by the supplier in compliance to DRD in Annex E. [ALL] |  | yes | yes | yes | yes | yes | yes |
| 5.8.3b | All support and maintenance activities shall be performed as per DSMP, logged in predefined formats and retained in maintenance records. [ALL] |  | yes | yes | yes | yes | yes | yes |
| 5.8.3c | Support and maintenance records shall be established, including, as a minimum, the following information: [ALL]   1. list of requests for assistance or problem reports that have been received and the current status of each; 2. organization responsible for responding to requests for assistance or implementing the appropriate corrective actions; 3. priorities assigned to the corrective actions; 4. results of the corrective actions; 5. statistical data on failure occurrences and maintenance activities. |  | yes | yes | yes | yes | yes | yes |
| **5.8.4** | **Experience Summary Report** |  |  |  |  |  |  |  |
| 5.8.4a | If agreed with the customer, an Experience Summary Report shall be generated in compliance with DRD in Annex I. [ALL] |  | yes | yes | yes | yes | no |  |
| **5.8.5** | **Final versions of application and procurement documents** |  |  |  |  |  |  |  |
| 5.8.5a | If agreed with the customer, the final ESCC Detail Specification shall be updated based on the validation test results. [D-ASIC, A-ASIC, FPGA, --] |  | yes | yes | yes | no | yes |  |
| 5.8.5b | For DEVICES that are used as off-the-shelf products the final DEVICE Data Sheet shall be updated based on the validation test results. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.8.5c | If agreed with the customer, a DEVICE User Manual document shall be established in order to guide DEVICE users through different electrical and functional configurations of the DEVICE in typical system applications. [ALL] | NOTE For example describing suitable bias circuitry, supply voltages and configuration modes for typical use scenarios. | yes | yes | yes | yes | yes |  |
| **5.8.6** | **DEVICE Validation, Acceptance and Maintenance Phase Review** |  |  |  |  |  |  |  |
| 5.8.6a | The DEVICE Validation, Acceptance and Maintenance Phase shall be concluded by the DEVICE Validation, Acceptance and Maintenance Phase Review in compliance with requirements from clause 5.1.4. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.8.6b | The reviewers shall review expected outputs of DEVICE Implementation Phase, in addition to all the expected outputs of this DEVICE Validation, Acceptance and Maintenance Phase. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.8.6c | The reviewers shall check that the DEVICE meets all functional, performance, interface and other requirements in compliance with the DEVICE Requirements Specification as per DRD Annex A. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.8.6d | The reviewers shall check that preventive measures or contingency plans exist for all identified risk items reported in the FRAR, including any new ones identified in the Validation, Acceptance and Maintenance Phase, in order to accept the identified risks prior to: 1. DEVICE acceptance by the customer. 2. FM production, if planned. [ALL] |  | yes | yes | yes | yes | yes |  |
| 5.8.6e | The following expected outputs shall be reviewed during DEVICE Validation, Acceptance and Maintenance Phase Review: [ALL] 1. Agreed number of tested and validated DEVICES 2. ASIC Production Tests Report or  3. FPGA Programming Tests Report 4. DEVICE Validation Report 5. Radiation Test Report 6. DEVICE Support and Maintenance Plan (final) (DSMP) as in DRD in Annex E  7. Experience Summary Report as in DRD in Annex I 8. DEVICE Data Sheet (final) as in DRD in Annex H 9. ESCC Detail Specification (final) 10. DEVICE User Manual 11. Validation Tests hardware and software 12. DEVICE Database (final) |  | yes | yes | yes | yes | yes |  |
| **A** | **Annex A (normative) - DEVICE Requirements Specification (DRS) - DRD** |  |  |  |  |  |  |  |
| A.2.1<1>a | The DRS shall include an overview of the system for which the DEVICE is intended, showing the system partitioning, interfaces, configurations and operating modes. [ALL] |  | yes | yes | yes | yes | yes |  |
| A.2.1<1>b | The DRS shall include an overview of the DEVICE showing the DEVICE internal architectural partitioning, interfaces, configurations and operating modes. [ALL] |  | yes | yes | yes | yes | yes |  |
| A.2.1<1>c | The DRS shall specify the preliminary architectural and HW-SW partitioning, including external and internal memory mapping. [D-ASIC, --, FPGA, IP] |  | yes | no | yes | yes | yes |  |
| A.2.1<1>d | **If the DEVICE contains one or more processing units, the DRS shall specify the requirements related to interfaces between the software items and the hardware interfaces of the DEVICE [D-ASIC, --, FPGA, IP]** | NOTE See ECSS-E-ST-40 5.2.4.3.a | yes | no | yes | yes | yes | yes |
| **A.2.1<2>** | **A.2.1<2> Reuse** |  |  |  |  |  |  |  |
| A.2.1<2>a | The DRS shall specify the functions which are intended for future reuse either internally by the supplier, or externally by third parties. [ALL] | NOTE Functions intended for external use by third parties are IP Cores. | yes | yes | yes | yes | yes |  |
| A.2.1<2>b | The DRS shall specify the requirements for the use of Building Blocks or IP Cores. [ALL] |  | yes | yes | yes | yes | yes |  |
| A.2.1<2>c | The DRS shall specify the requirements concerning Intellectual Property Rights of the DEVICE. [ALL] |  | yes | yes | yes | yes | yes |  |
| A.2.1<2>d | The DRS shall specify the export and import licence requirements. [ALL] |  | yes | yes | yes | yes | yes |  |
| **A.2.1<3>** | **A.2.1<3> Conventions** |  |  |  |  |  |  |  |
| A.2.1<3>a | The DRS shall specify the bit numbering, endianness and naming conventions for all signals and the format of any used data structures that are maintained throughout the DRS and all development flow documentation. [ALL] | NOTE Examples of such data structures are data packages or frames, memory banks and processor page tables. | yes | yes | yes | yes | yes |  |
| **A.2.1<4>** | **A.2.1<4> Functions and performance** |  |  |  |  |  |  |  |
| A.2.1<4>a | The DRS shall specify the internal communication protocols. [ALL] | NOTE For example standardized communication busses like AMBA or Wishbone, or proprietary or custom ones. | yes | yes | yes | yes | yes |  |
| A.2.1<4>b | The DRS shall specify the signal processing algorithms. [ALL] |  | yes | yes | yes | yes | yes |  |
| A.2.1<4>c | The DRS shall specify the operating frequencies and clock domains requirements. [ALL] | NOTE For example duty cycle, jitter or tolerance to clock parameters deviations. | yes | yes | yes | yes | yes |  |
| A.2.1<4>d | The DRS shall specify the reset domains requirements. [ALL] |  | yes | yes | yes | yes | yes |  |
| A.2.1<4>e | The DRS shall specify the functional and performance requirements of each internal element of the DEVICE, indicating their internal and external interfaces. [ALL] | NOTE 1 Examples of elements of the DEVICE are any digital functions such as FIFOs, state machines or bus controllers, and any analog functions like converters, mixers, amplifiers, V or I sources. NOTE 2 Performance of typical analog and digital functions can be described following existing standards such as IEEE Std 1241-2010 for ADC, JEDEC or ECSS. | yes | yes | yes | yes | yes |  |
| A.2.1<4>f | The DRS shall specify the function availability, allowed error rates and limits in performance degradation requirements. [ALL] |  | yes | yes | yes | yes | yes |  |
| A.2.1<4>g | The DRS shall specify the requirements for the external interfaces and communication protocols of the DEVICE with other elements of the system at functional interface level. [ALL] |  | yes | yes | yes | yes | yes |  |
| A.2.1<4>h | The DRS shall specify the requirements for the external interfaces of the DEVICE with other elements of the system at physical interface level. [ALL] | NOTE Examples of physical interface levels are electrical, optical, thermal and timing. | yes | yes | yes | yes | yes |  |
| A.2.1<4>i | The DRS shall specify the functionality for handling externally induced errors. [ALL] | NOTE For example errors induced by not nominal external signals or induced by the environment such as radiation, electromagnetic and thermal. | yes | yes | yes | yes | yes |  |
| A.2.1<4>j | The DRS shall specify the Design-for-Test requirements including test modes in the DEVICE to facilitate the tests that are performed on ground with systems containing the DEVICE. [ALL] | NOTE 1 Examples of such systems are the actual modules, units or system-on-chips that contain the DEVICE or test systems developed ad-hoc for those tests. NOTE 2 DFT for preliminary prototypes of the final DEVICE, if any, are defined in the first iteration of the DEVICE Verification Plan. | yes | yes | yes | yes | yes |  |
| **A.2.1<5>** | **A.2.1<5> Technology** |  |  |  |  |  |  |  |
| A.2.1<5>a | The DRS shall specify the requirements for Production Tests. [D-ASIC, A-ASIC, --, --] | NOTE Examples of such type of requirements are fault coverage of stuck-at tests, Delay Transition Faults test vectors, at-speed Production Tests, parametric test or tests to detect manufacturing defects affecting analog functions. | yes | yes | no | no | yes |  |
| A.2.1<5>b | The DRS shall specify the requirements related to the target technologies intended for the implementation of the DEVICE. [ALL] | NOTE 1 Examples of such type of technology requirements are maximum number of resources used in a given FPGA, maximum number of gates for a given ASIC technology or portability to several technologies. NOTE 2 In some cases several technologies can be targeted if DEVICE portability to other technologies is needed, in particular for IP Cores, with long term availability or multiple usage requirements. | yes | yes | yes | yes | yes |  |
| A.2.1<5>c | The DRS shall include the definitions of programmable memory elements and their state after reset. [ALL] |  | yes | yes | yes | yes | yes |  |
| A.2.1<5>d | The DRS shall specify the requirements concerning partial or total reconfiguration of the DEVICE. [ALL] | NOTE 1 For example, for reconfigurable FPGAs or DEVICEs containing FPGA IP Cores or any reconfigurable cores controlled by DEVICE input signals. NOTE 2 Partial or total reconfiguration can be a system requirement on the DEVICE in order to implement planned functional swaps or to recover from temporal or permanent DEVICE faults induced by radiation environment or aging. | yes | yes | yes | yes | yes |  |
| **A.2.1<6>** | **A.2.1<6> Electrical** |  |  |  |  |  |  |  |
| A.2.1<6>a | The DRS shall specify the requirements for DEVICE I/Os during the reset assertion and de-assertion. [ALL] |  | yes | yes | yes | yes | yes |  |
| A.2.1<6>b | The DRS shall specify the requirements for DEVICE I/Os during power-up and power-down. [D-ASIC, A-ASIC, FPGA, --] | NOTE For example power-on control for the I/Os. | yes | yes | yes | no | yes |  |
| A.2.1<6>c | The DRS shall specify the electrical requirements of I/Os. [D-ASIC, A-ASIC, FPGA, --] | NOTE Examples of such type requirements are voltage and current supply, drive capabilities and external load, ESD protection, maximum rating of analog I/Os and cold sparing. | yes | yes | yes | no | yes |  |
| **A.2.1<7>** | **A.2.1<7> Package** |  |  |  |  |  |  |  |
| A.2.1<7>a | The DRS shall specify the physical and mechanical requirements. [D-ASIC, A-ASIC, FPGA, --] | NOTE Examples of such requirements are pad assignment, pin assignment, package size, die size, form-fit-function compatibility with other existing packages, sockets or assembly technologies. | yes | yes | yes | no | yes |  |
| **A.2.1<8>** | **A.2.1<8> Power** |  |  |  |  |  |  |  |
| A.2.1<8>a | The DRS shall specify the power consumption requirements. [D-ASIC, A-ASIC, FPGA, --] |  | yes | yes | yes | no | yes |  |
| **A.2.1<9>** | **A.2.1<9> Thermal** |  |  |  |  |  |  |  |
| A.2.1<9>a | The DRS shall specify the thermal environment and DEVICE thermal dissipation requirements. [D-ASIC, A-ASIC, FPGA, --] |  | yes | yes | yes | no | yes |  |
| **A.2.1<10>** | **A.2.1<10> Radiation** |  |  |  |  |  |  |  |
| A.2.1<10>a | The DRS shall specify the radiation environment requirements. [D-ASIC, A-ASIC, FPGA, --] |  | yes | yes | yes | no | yes |  |
| **B** | **Annex B (normative) - DEVICE Development Plan (DDP) - DRD** |  |  |  |  |  |  |  |
| **B.2.1<1>** | **B.2.1<1> DEVICE technology and development constraints** |  |  |  |  |  |  |  |
| B.2.1<1>a | The DDP shall include the name of the DEVICE and its basic function. [ALL] |  | yes | yes | yes | yes | yes |  |
| B.2.1<1>b | The DDP shall include the references to all the applicable and reference documents used during the DEVICE development. [ALL] | NOTE For example internal and external standards, procedures, design best practices or coding rules. | yes | yes | yes | yes | yes |  |
| B.2.1<1>c | The DDP shall include the target DEVICE technologies used in the different phases of the development. [ALL] | NOTE For example, an FPGA technology can be used for verification of a preliminary prototype, while the final DEVICE uses a different FPGA technology or an ASIC technology. | yes | yes | yes | yes | yes |  |
| B.2.1<1>d | The DDP shall include the package selection baseline for the DEVICE and any preliminary prototypes based in packaging requirements of DRS of DRD in Annex A. [ALL] |  | yes | yes | yes | yes | yes |  |
| **B.2.1<2>** | **B.2.1<2> Development flow, responsibilities, dependencies and resources** |  |  |  |  |  |  |  |
| B.2.1<2>a | The DDP shall include the versions and platforms of tools used, including design kits or specific tools, and a statement for the availability of each tool at each site and for every phase of the development. [ALL] |  | yes | yes | yes | yes | Partial ( statement of availability per site or per phase not requested) |  |
| B.2.1<2>b | The DDP shall define the DEVICE development flow, including a brief description of the phases, the main tasks of each phase and any variations with respect to the generic flow shown in Figure 5‑1. [ALL] | NOTE Examples of flow variations are merging of phases, introduction of additional intermediate phases, iterate one or more phases, or developing in parallel two or more DEVICE modules that are later integrated to form the DEVICE, as explained in Annex J. | yes | yes | yes | yes | yes |  |
| B.2.1<2>c | The DDP shall include a description of the inputs and outputs of each phase indicating their format. [ALL] |  | yes | yes | yes | yes | yes |  |
| B.2.1<2>d | The DDP shall include the subdivision of the DEVICE development into work packages in conformance with clause xx of ECSS‐M‐ST‐10, including estimated man power effort, dependencies and duration of each work package, and the planned dates of milestones and review meetings. [ALL] |  | yes | yes | yes | yes | yes |  |
| B.2.1<2>e | The DDP shall include a description of the supplier’s development team, any subcontracted companies involved, indicating technical and administrative interfaces, and clear assignment of tasks. [ALL] | NOTE For example, subcontracted companies in charge of parts of the design work, manufacturing or programming the DEVICE, or testing the DEVICE. | yes | yes | yes | yes | yes |  |
| B.2.1<2>f | If the DEVICE contains one or more processing units, the DDP shall indicate what are the HW, SW and documentation inputs and outputs exchanged with the SW development team, indicating as well at which phase and step during the DEVICE development flow the exchanges are expected. [D-ASIC, --, FPGA, IP] | NOTE 1 HW inputs to SW team can be for example early DEVICE simulation models, high abstraction level, like SystemC, that are functionally equivalent to the HW and can be simulated with the SW, or early DEVICE prototypes that can facilitate SW development.  NOTE 2 SW inputs to the HW team can be for example intermediate versions of SW elements that can facilitate the HW verification, and also the Interface Requirements Document (IRD) and Interface Control Document (ICD) as defined in ECSS-E-ST-40 Annexes C and E respectively for the interfaces between the software items and the hardware interfaces of the DEVICE. | yes | no | yes | yes | yes | yes |
| B.2.1<2>g | If the DEVICE contains both analog and digital blocks, the DDP shall indicate what are the inputs and outputs exchanged between the analog and digital development teams, indicating as well at which phase and step during the DEVICE development flow the exchanges are expected. [D-ASIC, A-ASIC, --, --] | NOTE For example, what design models, database elements, documents are produced and exchanged between the analog and digital design teams. | yes | yes | no | no | yes | yes |
| B.2.1<2>h | The DDP shall define the radiation hardening approach. [ALL] |  | yes | yes | yes | yes | yes |  |
| B.2.1<2>i | The DDP shall define the Design-for-Test, Production Tests and any other testability baselines. [ALL] |  | yes | yes | yes | yes | yes |  |
| B.2.1<2>j | The DDP shall define the strategy intended to achieve best design practices as agreed with the customer. [ALL] | NOTE For example conformity to a set of good coding rules and IC best design practices to prevent problems related to asynchronous signals, metastability, clock domain crossing, reset management, glitches, pipelining, or timing or area or power optimization. | yes | yes | yes | yes | no |  |
| **B.2.1<3>** | **B.2.1<3> Design, Verification and Validation** |  |  |  |  |  |  |  |
| B.2.1<3>a | The DDP shall specify what models of the DEVICE that are generated automatically using dedicated CAD auto-coding tools. [D-ASIC, --, FPGA, IP] |  | yes | no | yes | yes | yes |  |
| **B.2.1<4>** | **B.2.1<4> Other** |  |  |  |  |  |  |  |
| B.2.1<4>a | The DDP shall include the supplier's plans for storing the complete DEVICE database, development tools and SW elements used for the DEVICE development. [ALL] |  | yes | yes | yes | yes | no |  |
| **C** | **Annex C (normative) - DEVICE Verification Plan (DVeP) - DRD** |  |  |  |  |  |  |  |
| C.2.1a | The DVeP shall include a description of the verification environment for the methods applied, including the analysis tools, simulation tools and HW-SW test platforms used. [ALL] |  | yes | yes | yes | yes | yes |  |
| C.2.1b | The DVeP shall include the type of verification method applied for each requirement, including a matrix for traceability of their execution and the results obtained. [ALL] | NOTE For example analysis, design review, simulation, HW tests of a preliminary prototype or inspection. | yes | yes | yes | yes | yes |  |
| C.2.1c | The DVeP shall identify limitations of some verification methods applied, and how to counter act those limitations. [ALL] | NOTE 1 An example of limitations is that a preliminary FPGA prototyping cannot always allow to verify all aspects of a requirement, as there can be substantial differences between this prototype and the final DEVICE. NOTE 2 Another example of limitation is that a complete simulation of all modes, including test modes, at top level cannot be performed possibly due to run-time restrictions, only allowing to simulate a representative subset. NOTE 3 Examples of how to counter act some of these limitations are extrapolation analysis or validation tests. | yes | yes | yes | yes | no |  |
| C.2.1d | The DVeP shall define the global approach to verify newly created Building Blocks individually and after integration with other Building Blocks and IP Cores up until the entire DEVICE is verified at top level. [ALL] | NOTE For example, a description of the verification strategy for  analog-on-top, or digital-on-top, or a hybrid approach applied for mixed-signal DEVICE. | yes | yes | yes | yes | no |  |
| C.2.1e | The DVeP shall define the strategy to verify analog functional and performance requirements, including the interfaces. [--, A-ASIC, --, --] |  | no | yes | no | no | yes |  |
| C.2.1f | The DVeP shall define the verification strategy of existing Building Blocks, IP cores and macro cells used in the DEVICE. [ALL] |  | yes | yes | yes | yes | no |  |
| C.2.1g | If the verification strategy includes HW tests with preliminary prototypes, the DVeP shall identify test coverage targets and margin figures, to the level of detail agreed with the customer, in order to verify that requirements are met. [ALL] | NOTE For example maximum or minimum margin performance figures of timing and power consumption, or target occupation of DEVICE resources such as area, pins or pre-diffused functional blocks and networks. | yes | yes | yes | yes | no | yes |
| C.2.1h | The DVeP shall define the strategy to verify that the specified Design-for-Test concept is correctly implemented. [ALL] | NOTE For example scan paths, DFT or BIST logic, observability and controllability points and test busses. | yes | yes | yes | yes | no |  |
| C.2.1i | The DVeP shall define the strategy to verify that the chosen radiation hardening concept is applied meeting expected results. [ALL] | NOTE 1 For example, verification techniques proposed in the ECSS-Q-HB-60-02 section 16 like netlist inspection or SEU injection simulations. NOTE 2 For example, SET injection can be used for verification of analog functions hardened by design. | yes | yes | yes | yes | yes |  |
| C.2.1j | The DVeP shall define the strategy to verify that the specified power consumption is respected. [ALL] |  | yes | yes | yes | yes | yes |  |
| C.2.1k | The DVeP shall define the strategy to verify the correct application of the coding and design rules as defined in DEVICE Development Plan as per DRD Annex B, specifying which tools are used for the verification. [ALL] | NOTE For example tools to check code style and any coding rules. | yes | yes | yes | yes | no |  |
| C.2.1l | The DVeP shall define the code and functional coverage verification strategy, indicating which types of coverage and which target figures and margins are applicable, as agreed with the customer. [ALL] |  | yes | yes | yes | yes | no |  |
| C.2.1m | The DVeP shall specify which tools are used for the code and functional coverage verification verification. [ALL] | NOTE For example tools to evaluate code execution coverage or netlist toggle. | yes | yes | yes | yes | yes |  |
| C.2.1n | The DVeP shall define the strategy to verify automatically generated models of parts of the DEVICE generated by auto-coding tools, as defined in the DEVICE Development Plan of DRD in Annex B. [D-ASIC, --, FPGA, IP] |  | yes | no | yes | yes | no |  |
| C.2.1o | The DVeP shall include a detailed description of the verification steps implemented for the verification of each requirement, explaining how the analysis tools, simulation tools and HW-SW platforms are used. [ALL] | NOTE Examples of verification steps details are simulation testbenches details and HW tests sequences. | yes | yes | yes | yes | no |  |
| C.2.1p | The DVeP shall define the strategy to verify the key analog parameters. [D-ASIC, A-ASIC, --, --] | NOTE For example bias voltages, operating point, frequencies, bandwidth, matching, s-parameters, noise, dynamic, linear ranges or shaping times. | yes | yes | no | no | yes |  |
| C.2.1q | The DVeP shall define the strategy to verify robustness to manufacturing and environmental variations. [--, A-ASIC, --, --] |  | no | yes | no | no | yes |  |
| C.2.1r | If there are manufacturer pre-layout design rules, the DVeP shall define the strategy to verify them. [ALL] | NOTE For example rules that apply to clock and reset structures or fan-out or fan-in limits. | yes | yes | yes | yes | no | yes |
| C.2.1s | The DVeP shall define the strategy to verify compliance of the layout to the DEVICE technology provider specific design and electrical rules. [ALL] | NOTE For example through DRC, ERC, cross-talk, or place and route report analysis. | yes | yes | yes | yes | no |  |
| C.2.1t | The DVeP shall define the strategy to verify the netlist consistency with the layout. [D-ASIC, A-ASIC, --, --] | NOTE For example by performing a layout versus schematic (LVS) comparison, or a netlist consistency check (NCC) between the post-layout netlist and the layout-extracted netlist. | yes | yes | no | no | yes |  |
| C.2.1u | The DVeP shall define the strategy to verify the post-layout netlist functionality. [ALL] | NOTE For example by timing back-annotated simulations, timing analysis and formal methods. | yes | yes | yes | yes | yes |  |
| C.2.1v | The DVeP shall define the strategy to extract from the layout the parasitic information that contributes to model and verify the circuit timing and delays. [D-ASIC, A-ASIC, --, --] | NOTE For example SDF, SPEF or other files that deliver capacitance, resistance and inductivity values, from which the actual signal propagating times are calculated. | yes | yes | no | no | yes |  |
| C.2.1w | The DVeP shall define the strategy to verify layout parasitic effects and their impact on analog key parameters and timing delays. [D-ASIC, A-ASIC, --, --] | NOTE For example impact on signal integrity, voltage drop and frequency response. | yes | yes | no | no | yes |  |
| C.2.1x | The DVeP shall define the pre-layout and post-layout gate level simulations baseline, using a complete test suite, and using formal verification and static timing analysis as needed. [ALL] | NOTE Timing target and margin figures are agreed with the customer, and depend on the technology being used and its limits, how demanding the requirements are, and how much risk can be accepted in the DEVICE development project. | yes | yes | yes | yes | yes |  |
| C.2.1y | The DVeP shall define the strategy to verify the post-layout internal timing performances and nets’ load values. [ALL] | NOTE For example, maximum clock frequencies and time slacks, clocks duty cycles, set-up and hold times and input-output propagation delays. | yes | yes | yes | yes | yes |  |
| C.2.1z | The DVeP shall define the strategy to verify post-layout clock skew and latency. [ALL] |  | yes | yes | yes | yes | yes |  |
| C.2.1aa | aa. The DVeP shall define the strategy to verify timing of I/Os and propagation delays. [ALL] | NOTE Verification methods can vary, from automated verification setting minimum and maximum timing constraints, to more manual verification methods. | yes | yes | yes | yes | yes |  |
| C.2.1bb | bb. The DVeP shall define the strategy to verify pinout assignment and electrical requirements. [ALL] | NOTE Electrical requirements can include V pull-up, pull-down or special drive strength/slew rate circuitry. | yes | yes | yes | yes | yes |  |
| C.2.1cc | cc. The DVeP shall define the strategy to verify radiation hardening concept implemented at layout level. [ALL] | NOTE For example checking that any available radiation hardening rules provided by the DEVICE technology provider are applied with the objective to meet the DEVICE Requirements Specification of DRD in Annex A and implemented in compliance with DEVICE Development Plan of DRD in Annex B. | yes | yes | yes | yes | yes |  |
| C.2.1dd | dd. The DVeP shall define the strategy to verify the power distribution. [ALL] |  | yes | yes | yes | yes | no |  |
| **D** | **Annex D (normative) - DEVICE Validation Plan (DVaP) - DRD** |  |  |  |  |  |  |  |
| D.2.1a | The DVaP shall define the tests and measurements performed, including a matrix for traceability of their execution and the results obtained. [ALL] |  | yes | yes | yes | yes | yes |  |
| D.2.1b | The DVaP shall include a description of the HW and SW test set-up representative of the intended working system environment that is used to perform the validation tests and measurements. [ALL] | NOTE For example, validation test set-up can include ad-hoc DEVICE test boards or engineering model system boards and dedicated test software. | yes | yes | yes | yes | partial (light description) |  |
| D.2.1c | The DVaP shall define the operating modes and test conditions of the DEVICE under validation. [ALL] |  | yes | yes | yes | yes | yes |  |
| D.2.1d | The DVaP shall include the validation strategy of IP Cores integrated in the DEVICE, as agreed by customer and supplier. [ALL] |  | yes | yes | yes | yes | no |  |
| D.2.1e | The DVaP shall define the Production Tests strategy to validate the correctness of the ASIC manufacturing in the DEVICE Implementation Phase. [D-ASIC, A-ASIC, --, --] |  | yes | yes | no | no | yes |  |
| D.2.1f | The DVaP shall define the FPGA Programming Tests strategy to validate the correctness of the FPGA programming in the DEVICE Implementation Phase. [--, --, FPGA, --] | NOTE Tools to validate the successful programing are often provided by the FPGA technology provider, and vary depending on FPGA technology type, for example one-time-programmable, SRAM, or FLASH based FPGAs. | no | no | yes | no | yes |  |
| **E** | **Annex E (normative) - DEVICE Support and Maintenance Plan (DSMP) - DRD** |  |  |  |  |  |  |  |
| E.2.1a | The DSMP shall include the following as a minimum: [ALL]   1. scope of support and maintenance; 2. identification of the version of the DEVICE for which support and maintenance is done; 3. support and maintenance team organization; 4. support and maintenance procedures flow and activities; 5. quality measures applied during the maintenance; 6. security measures applied during the maintenance; 7. rules for support and maintenance records and reports. |  | yes | yes | yes | yes | yes | yes |
| E.2.1b | The DSMP shall define how to address DEVICE corrections by applying ECSS-E-ST-20-40 if unexpected anomalies are found. [ALL] |  | yes | yes | yes | yes | yes | yes |
| E.2.1c | The DSMP shall define how to address future DEVICE modifications by applying ECSS-E-ST-20-40. [ALL] | NOTE For example, DEVICE modifications performed while the DEVICE is in use, for example during flight, due to planned changes such as swaps of different functional versions of the DEVICE foreseen during flight, or unplanned changes due for example to system changes or unexpected anomalies. | yes | yes | yes | yes | no | yes |
| E.2.1d | The DSMP shall define what resources and during which time frame are dedicated to support the customer in using or modifying the DEVICE. [ALL] |  | yes | yes | yes | yes | no | yes |
| E.2.1e | The DSMP shall define the intended know-how transfer from supplier to customer related to DEVICE use or modifications. [ALL] |  | yes | yes | yes | yes | yes | yes |
| E.2.1f | The DSMP shall define the planned transfers and storage of DEVICE Database, or parts of it, intended to support and maintain the DEVICE. [ALL] |  | yes | yes | yes | yes | yes | yes |
| E.2.1g | The DSMP shall specify the availability of IC development tools to debug, re-design or re-programme the DEVICE. [ALL] |  | yes | yes | yes | yes | yes | yes |
| E.2.1h | The DSMP shall include rules for the submission of support and maintenance reports as agreed between customer and supplier |  | yes | yes | yes | yes | yes | yes |
| **F** | **Annex F (normative) - Feasibility and Risk Assessment Report (FRAR) - DRD** |  |  |  |  |  |  |  |
| **F.2.1<1>** | **F.2.1<1> DEVICE requirements** |  |  |  |  |  |  |  |
| F.2.1<1>a | The FRAR shall include conclusions regarding the completeness and unambiguity of all requirements in DRS of DRD in Annex A. [ALL] | NOTE Tracing back and checking System Requirements or performing preliminary modelling and simulations can be necessary to assess feasibility and risks. | yes | yes | yes | yes | yes |  |
| **F.2.1<2>** | **F.2.1<2> Target technology** |  |  |  |  |  |  |  |
| F.2.1<2>a | The FRAR shall include conclusions regarding the suitability and quality level of the ASIC and FPGA technologies available to implement the DEVICE meeting all requirements. [ALL] | NOTE For example, whether the DEVICE technology has ESCC or MIL or any other quality certification relevant for space use, as presented in ECSS-Q-ST-60. | yes | yes | yes | yes | yes |  |
| F.2.1<2>b | The FRAR shall include conclusions regarding the suitability and quality level of the cell libraries used. [ALL] | NOTE For example, assessing the suitability of the frequency behavior, power consumption, radiation effects, reliability or thermal characteristics of the cells modelled in the Design Kit used. | yes | yes | yes | yes | yes |  |
| F.2.1<2>c | The FRAR shall include conclusions regarding the remaining lifetime of the baseline DEVICE technology, including the package choices, for both the final DEVICE and any preliminary prototype versions. [ALL] |  | yes | yes | yes | yes | yes |  |
| F.2.1<2>d | The FRAR shall include conclusions regarding the radiation hardening approach to comply with radiation tolerance requirements and its impact on DEVICE resources utilisation and DEVICE working speed. [ALL] |  | yes | yes | yes | yes | yes |  |
| F.2.1<2>e | If the DEVICE is intended for flight, and the target technology is not qualified for space use, the FRAR shall include conclusions regarding risk and countermeasures of using of such technology. [D-ASIC, A-ASIC, FPGA, --] | NOTE Countermeasures can include for example the inclusion of radiation effects mitigation techniques at circuit architecture, detail design or layout level, or the inclusion of radiation tests in the DEVICE Validation Plan of DRD in Annex D. | yes | yes | yes | no | yes | yes |
| F.2.1<2>f | The FRAR shall include conclusions regarding the DEVICE packaging solutions and all related requirements. [ALL] |  | yes | yes | yes | yes | yes |  |
| F.2.1<2>g | The FRAR shall include conclusions regarding the DEVICE design complexity in terms of number of physical resources available in the selected DEVICE implementation technology, and the target resources utilisation figures and acceptable margins. [ALL] | NOTE 1 For example LUT in the FPGA, number of gates, internal memory blocks, pins, clocks and resets.  NOTE 2 Target and margin figures are agreed with the customer, and depend on the technology being used and its resources, how demanding the requirements are, and how much risk can be accepted in the DEVICE development project. | yes | yes | yes | yes | yes |  |
| **F.2.1<3>** | **F.2.1<3> DEVICE resources** |  |  |  |  |  |  |  |
| F.2.1<3>a | The FRAR shall include conclusions regarding the clocks resources, complexity of clock domains and working frequency targets. [ALL] |  | yes | yes | yes | yes | yes |  |
| F.2.1<3>b | The FRAR shall include conclusions regarding the DEVICE needed number of pins and their characteristics. [ALL] | NOTE For example data I/Os, power, I/O type and simultaneous switching effects. | yes | yes | yes | yes | yes |  |
| F.2.1<3>c | The FRAR shall include conclusions regarding the DEVICE power consumption and proposed techniques to meet power consumption requirements. [ALL] | NOTE For example, using clock gating, disabling parts of the circuit when not needed and using less power hungry cells. | yes | yes | yes | yes | yes |  |
| F.2.1<3>d | The FRAR shall include conclusions regarding the DEVICE thermal dissipation and proposed techniques to meet thermal dissipation requirements. [ALL] |  | yes | yes | yes | yes | yes |  |
| F.2.1<3>e | The FRAR shall include conclusions regarding undetermined I/O behaviour during DEVICE power-up and power-down. [ALL] |  | yes | yes | yes | yes | yes |  |
| **F.2.1<4>** | **F.2.1<4> IP reuse** |  |  |  |  |  |  |  |
| F.2.1<4>a | The FRAR shall include conclusions regarding using soft or hard supplier’s own IP Cores and Building Blocks. [ALL] |  | yes | yes | yes | yes | yes |  |
| F.2.1<4>b | The FRAR shall include conclusions regarding the functional suitability, availability, licensing, technical support, IPR, legal and financial aspects of using soft and hard IP Cores from third parties. [ALL] |  | yes | yes | yes | yes | yes |  |
| F.2.1<4>c | The FRAR shall include conclusions regarding the documentation available of the soft or hard IP Cores that are used in the DEVICE. [ALL] | NOTE For example IP Data Sheet, IP validated performance in certain technologies, IP use heritage and IP verification and validation data. | yes | yes | yes | yes | yes |  |
| F.2.1<4>d | The FRAR shall include conclusions on whether or not the IP Cores used in the DEVICE require additional verification and validation steps based on the assessment of the existing verification and validation data of those IP Cores. [ALL] |  | yes | yes | yes | yes | yes |  |
| F.2.1<4>e | The FRAR shall include conclusions regarding the evidence that no patents or IPR are infringed, or that agreements exist or can be made with the patent or IPR holder. [ALL] | NOTE This information is also included in the DEVICE Reuse File in compliance with ECSS-Q-ST-60-02. | yes | yes | yes | yes | yes |  |
| F.2.1<4>f | The FRAR shall include conclusions regarding the use of processing units and associated software. [ALL] |  | yes | yes | yes | yes | yes |  |
| F.2.1<4>g | The FRAR shall include conclusions regarding the impact of DEVICE debug means. [ALL] |  | yes | yes | yes | yes | yes |  |
| **F.2.1<5>** | **F.2.1<5> Development tools** |  |  |  |  |  |  |  |
| F.2.1<5>a | The FRAR shall include conclusions regarding the availability and maturity of the needed DEVICE design and test tools. [ALL] | NOTE For example hardware test equipment, software, CAD tools and design kits. | yes | yes | yes | yes | yes |  |
| F.2.1<5>b | The FRAR shall include conclusions regarding the Design-for-Test, ASIC Production Tests or FPGA Programming Tests as proposed in the DEVICE Validation Plan from DRD in Annex D. [ALL] |  | yes | yes | yes | yes | yes |  |
| **F.2.1<6>** | **F.2.1<6> Verification and Validation** |  |  |  |  |  |  |  |
| F.2.1<6>a | The FRAR shall include conclusions regarding the risks of not being able to run a comprehensive verification and validation of complex DEVICES and the feasibility of countermeasures proposed. [ALL] | NOTE For example highly reconfigurable or reprogrammable DEVICES, many core DEVICES or complex mixed-signal DEVICES. | yes | yes | yes | yes | yes |  |
| **F.2.1<7>** | **F.2.1<7> Resources and planning** |  |  |  |  |  |  |  |
| F.2.1<7>a | The FRAR shall include conclusions regarding the calendar of major development milestones as in DEVICE Development Plan of DRD in Annex B. [ALL] |  | yes | yes | yes | yes | yes |  |
| F.2.1<7>b | The FRAR shall include conclusions regarding the availability of the necessary human resources. [ALL] |  | yes | yes | yes | yes | yes |  |
| F.2.1<7>c | The FRAR shall include conclusions regarding the adequacy the engineering resources with respect to the DEVICE type and complexity, and the target technology supply chain. [ALL] |  | yes | yes | yes | yes | yes |  |
| F.2.1<7>d | The FRAR shall include conclusions regarding the level of experience of the supplier’s DEVICE development team with respect to the DEVICE type and complexity, and the target technology and associated tools. [ALL] |  | yes | yes | yes | yes | yes |  |
| **G** | **Annex G(normative) - Architecture Definition Report (ADR) - DRD** |  |  |  |  |  |  |  |
| G.2.1a | The ADR shall include a subdivision of the DEVICE into its fundamental functions or blocks, identifying and documenting their main interfaces, functionalities, performances, hierarchical dependencies and flowing down all the requirements for each block. [ALL] |  | yes | yes | yes | yes | yes |  |
| G.2.1b | The ADR shall include a description of the communication and data flow between the main functional blocks and the data paths. [ALL] |  | yes | yes | yes | yes | yes |  |
| G.2.1c | The ADR shall include the definition of the architecture down to the level needed for the following DEVICE Design and Verification Phase. [ALL] | NOTE For example to a level that enables the HDL coding of digital circuits or the design entry of analog circuits which starts in the DEVICE Design and Verification Phase. | yes | yes | yes | yes | yes |  |
| G.2.1d | The ADR shall include suitable algorithms and circuit schemes including their parameters to implement the identified functions. [ALL] |  | yes | yes | yes | yes | yes |  |
| G.2.1e | The ADR shall identify a suitable clocking and reset scheme ensuring correct transitions of data between clock domains and the strategy to ensure this at architectural level. [ALL] |  | yes | yes | yes | yes | yes |  |
| G.2.1f | The ADR shall identify asynchronous parts of the design and functional asynchronisms. [ALL] | NOTE For example asynchronous functional events that can perturb the correct functioning of the DEVICE such as interrupt signals, asynchronous polling on busses. | yes | yes | yes | yes | yes |  |
| G.2.1g | The ADR shall include an analysis of DEVICE budgets distribution and dependencies across the foreseen architectural blocks [ALL] | NOTE For example power consumption, noise, distortion, resources occupation such as I/Os, die area or FPGA pre-diffused macrocells. | yes | yes | yes | yes | yes |  |
| G.2.1h | The ADR shall identify what IP Cores and existing Building Blocks are used in the DEVICE, including an assessment of their quality and the needs in terms of additional verification in order to meet all requirements in DRS. [ALL] | NOTE 1 IP Cores and Building Blocks can be digital or analog functions, like macrocells, and can be of different origins as from a third party or from the supplier.  NOTE 2 The additional verification can be done for example by test cases provided by the IP Core provider, by testbenches from an independent source, or by newly designed test programs. NOTE 3 Even if the supplier has already verified the IP Cores or Building Blocks in the past for their use in other system environments, for example in other DEVICEs, additional verification can be necessary due to the different use context inside the new DEVICE. | yes | yes | yes | yes | yes |  |
| G.2.1i | The ADR shall identify and define new Building Blocks developed for the DEVICE. [ALL] |  | yes | yes | yes | yes | yes |  |
| G.2.1j | The ADR shall identify any functional blocks which are reused at different locations of the DEVICE or with potential to become an IP Core or Building Block for reuse in other DEVICES. [ALL] |  | yes | yes | yes | yes | yes |  |
| G.2.1k | The ADR shall identify technology dependent custom macrocells used in the DEVICE, and document the verification of the consistency of the different models used. [ALL] | NOTE For example simulation models, layout and timing view models. | yes | yes | yes | yes | yes |  |
| G.2.1l | The ADR shall identify which circuit architecture elements are introduced to meet the test requirements. [ALL] | NOTE For example Production Tests such as scan paths, DFT logic, observability and controllability points, measurement points, test busses and boundary scan as in JTAG, see IEEE 1149.1-2013, performed during verification and validation. | yes | yes | yes | yes | yes |  |
| G.2.1m | The ADR shall identify which circuit architecture elements are introduced to meet the radiation hardness requirements. [ALL] | NOTE 1 For example TMR or safe state machines.  NOTE 2 ECSS-Q-HB-60-02 provides a description of many radiation effects mitigation techniques that can be applied to ASICs and FPGAs. | yes | yes | yes | yes | yes |  |
| **H** | **Annex H(normative) - DEVICE Data Sheet (DDS) - DRD** |  |  |  |  |  |  |  |
| H.2.1a | The DDS shall contain a summary of the DEVICE functionality, a block diagram and a short list of main features. [D-ASIC, A-ASIC, --, IP] | NOTE For example key functions, timing, voltage, thermal and radiation operating ranges. | yes | yes | no | yes | yes |  |
| H.2.1b | The DDS shall contain a system overview of the DEVICE and a description of how to use the DEVICE in a representative system environment. [D-ASIC, A-ASIC, --, IP] |  | yes | yes | no | yes | yes |  |
| H.2.1c | The DDS shall contain a full functionality description including all operating modes. [D-ASIC, A-ASIC, --, IP] |  | yes | yes | no | yes | yes |  |
| H.2.1d | The DDS shall specify in detail the internal registers or memory maps used to define functional operation. [ALL] |  | yes | yes | yes | yes | yes |  |
| H.2.1e | The DDS shall specify in detail the input pins putting the DEVICE into different operating modes both test and nominal functions. [ALL] |  | yes | yes | yes | yes | yes |  |
| H.2.1f | The DDS shall explain all test modes functions, indicating which pins and internal registers and memories are controlling them and providing external observability. [D-ASIC, A-ASIC, --, IP] | NOTE For example JTAG, in system design debug test modes, memory cell tests and Production Tests. | yes | yes | no | yes | yes |  |
| H.2.1g | If some internal functions need special start up sequences to put the DEVICE in a correct operating mode, the DDS shall explain those start up sequences, and specify any internal registers or output pins used to do health checks of the correct status of the DEVICE. [D-ASIC, A-ASIC, --, IP] | NOTE For example clock, timing, reset and power functions can be affected by start up sequences. | yes | yes | no | yes | yes | yes |
| H.2.1h | The DDS shall contain a description of analog functions key parameters. [--, A-ASIC, --, IP] | NOTE For example accuracy, bandwidth, noise or parameters drift due to aging and environmental effects. | no | yes | no | yes | yes |  |
| H.2.1i | The DDS shall contain a description of the AC parameters, including waveform diagrams where timing parameters are referenced to the relevant signal edges. [D-ASIC, A-ASIC, --, IP] | NOTE For example set‐up and hold times, cycle periods, output delays and tri‐state delays. | yes | yes | no | yes | yes |  |
| H.2.1j | The DDS shall contain detailed descriptions of all DEVICE I/O pins and present them in groups according to their function. [D-ASIC, A-ASIC, --, IP] | NOTE For example I/O groups for digital and analog nominal functions, power, clock, reset and test mode signals. | yes | yes | no | yes | yes |  |
| H.2.1k | The DDS shall contain detailed descriptions of how external circuits and loads are connected to the DEVICE I/Os and how they affect the digital and analog functions. [D-ASIC, A-ASIC, FPGA, --] | NOTE 1 For example external V or I references, external capacitors, and how they affect the key analog parameters. NOTE 2 Equivalent diagrams of the I/O circuits can be provided to inform the user about the I/O circuitry electrical behavior. | yes | yes | yes | no | yes |  |
| H.2.1l | The DDS shall contain DC parameters, including voltage and current levels, leakage currents, pin capacitances and output currents. [D-ASIC, A-ASIC, --, IP] |  | yes | yes | no | yes | yes |  |
| H.2.1m | The DDS shall contain static and dynamic power consumption. [D-ASIC, A-ASIC, --, IP] |  | yes | yes | no | yes | yes |  |
| H.2.1n | The DDS shall contain the DEVICE package description, including pin assignment, package figure with pin numbers and signal names, and a mechanical drawing for the package dimensions including information on the thermal characteristic of the package such as wall thickness, thermal coefficient of material or package. [D-ASIC, A-ASIC, --, IP] |  | yes | yes | no | yes | yes |  |
| H.2.1o | The DDS shall contain the absolute maximum ratings, including storage temperature, operating temperature, supply voltage, maximum input current for any pin, total dose, single event upset, latch‐up, electrostatic discharge and reliability figures. [D-ASIC, A-ASIC, --, IP] |  | yes | yes | no | yes | yes |  |
| H.2.1p | The DDS shall contain information on license agreements for the Intellectual Property of the DEVICE itself and for the third party IP Cores contained in the DEVICE, indicating their duration and the restrictions that they can impose in the usage of the DEVICE. [D-ASIC, A-ASIC, --, IP] |  | yes | yes | no | yes | yes |  |
| **I** | **Annex I (normative) - Experience Summary Report (ESR) - DRD** |  |  |  |  |  |  |  |
| I.2.1a | The Experience Summary Report shall contain the following information: 1. A summary of the main DEVICE development objectives and constraints. [ALL] 2. An assessment of the actual DEVICE development with respect to the original DEVICE Development Plan as in DRD in Annex B. [ALL] 3. An assessment of controls, schedule, design iterations and communications. [ALL] 4. An assessment of EDA tools adequacy, performance and major problems encountered. [ALL] 5. An assessment of the ASIC manufacturer or DEVICE technology provider support. [ALL] 6. A summary of major problem areas found and solutions implemented during the development. [ALL] 7. If existing IP Cores were used, a summary of lessons learned in terms of IP Core product quality and suitability. [ALL] 8. Lessons learned and recommendations of interest for the customer and future suppliers of similar DEVICE developments. [ALL] |  | yes | yes | yes | yes | no |  |

1. (normative)  
   DEVICE Requirements Specification (DRS) - DRD
   1. DRD identification
      1. Requirement identification and source document

This DRD is called from ECSS-E-ST-20-40, requirement 5.2.2a.

* + 1. Purpose and objective

The purpose of DEVICE Requirements Specification is to provide a clear and unambiguous set of the functional, performance, electrical, mechanical, power consumption, radiation, thermal and reliability requirements that the DEVICE is expected to meet when used in one or more intended systems. These requirements are flowed down from the system requirements, and are written in a way that allows traceability between the DEVICE requirements and the system requirements from which they originate. Very importantly, the requirements are written in a way that allows the designers of the DEVICE to define the DEVICE architecture, to design the individual DEVICE modules and final top level models, and to manufacture or program a DEVICE that meets all the requirements.

* 1. Expected response
     1. Scope and content

General

The DRS shall include an overview of the system for which the DEVICE is intended, showing the system partitioning, interfaces, configurations and operating modes. **[ALL]**

The DRS shall include an overview of the DEVICE showing the DEVICE internal architectural partitioning, interfaces, configurations and operating modes**. [ALL]**

The DRS shall specify the preliminary architectural and HW-SW partitioning, including external and internal memory mapping. **[D-ASIC, --, FPGA, IP]**

If the DEVICE contains one or more processing units, the DRS shall specify the requirements related to interfaces between the software items and the hardware interfaces of the DEVICE **[D-ASIC, --, FPGA, IP]**

1. See ECSS-E-ST-40 5.2.4.3.a

Reuse

The DRS shall specify the functions which are intended for future reuse either internally by the supplier, or externally by third parties. **[ALL]**

1. Functions intended for external use by third parties are IP Cores.

The DRS shall specify the requirements for the use of Building Blocks or IP Cores. **[ALL]**

The DRS shall specify the requirements concerning Intellectual Property Rights of the DEVICE. **[ALL]**

The DRS shall specify the export and import licence requirements. **[ALL]**

Conventions

The DRS shall specify the bit numbering, endianness and naming conventions for all signals and the format of any used data structures that are maintained throughout the DRS and all development flow documentation. **[ALL]**

* 1. Examples of such data structures are data packages or frames, memory banks and processor page tables.

Functions and performance

The DRS shall specify the internal communication protocols. **[ALL]**

* 1. For example standardized communication busses like AMBA or Wishbone, or proprietary or custom ones.

The DRS shall specify the signal processing algorithms. **[ALL]**

The DRS shall specify the operating frequencies and clock domains requirements. **[ALL]**

1. For example duty cycle, jitter or tolerance to clock parameters deviations.

The DRS shall specify the reset domains requirements. **[ALL]**

The DRS shall specify the functional and performance requirements of each internal element of the DEVICE, indicating their internal and external interfaces. **[ALL]**

* 1. 1 Examples of elements of the DEVICE are any digital functions such as FIFOs, state machines or bus controllers, and any analog functions like converters, mixers, amplifiers, V or I sources.
  2. 2 Performance of typical analog and digital functions can be described following existing standards such as IEEE Std 1241-2010 for ADC, JEDEC or ECSS.

The DRS shall specify the function availability, allowed error rates and limits in performance degradation requirements. **[ALL]**

The DRS shall specify the requirements for the external interfaces and communication protocols of the DEVICE with other elements of the system at functional interface level. **[ALL]**

The DRS shall specify the requirements for the external interfaces of the DEVICE with other elements of the system at physical interface level. **[ALL]**

1. Examples of physical interface levels are electrical, optical, thermal and timing.

The DRS shall specify the functionality for handling externally induced errors. **[ALL]**

* 1. For example errors induced by not nominal external signals or induced by the environment such as radiation, electromagnetic and thermal.

The DRS shall specify the Design-for-Test requirements including test modes in the DEVICE to facilitate the tests that are performed on ground with systems containing the DEVICE. **[ALL]**

* 1. 1 Examples of such systems are the actual modules, units or system-on-chips that contain the DEVICE or test systems developed ad-hoc for those tests.
  2. 2 DFT for preliminary prototypes of the final DEVICE, if any, are defined in the first iteration of the DEVICE Verification Plan.

Technology

The DRS shall specify the requirements for Production Tests. **[D-ASIC, A-ASIC, --, --]**

* 1. Examples of such type of requirements are fault coverage of stuck-at tests, Delay Transition Faults test vectors, at-speed Production Tests, parametric test or tests to detect manufacturing defects affecting analog functions.

The DRS shall specify the requirements related to the target technologies intended for the implementation of the DEVICE. **[ALL]**

* 1. 1 Examples of such type of technology requirements are maximum number of resources used in a given FPGA, maximum number of gates for a given ASIC technology or portability to several technologies.
  2. 2 In some cases several technologies can be targeted if DEVICE portability to other technologies is needed, in particular for IP Cores, with long term availability or multiple usage requirements.

The DRS shall include the definitions of programmable memory elements and their state after reset. **[ALL]**

The DRS shall specify the requirements concerning partial or total reconfiguration of the DEVICE. **[ALL]**

* 1. 1 For example, for reconfigurable FPGAs or DEVICEs containing FPGA IP Cores or any reconfigurable cores controlled by DEVICE input signals.
  2. 2 Partial or total reconfiguration can be a system requirement on the DEVICE in order to implement planned functional swaps or to recover from temporal or permanent DEVICE faults induced by radiation environment or aging.

Electrical

The DRS shall specify the requirements for DEVICE I/Os during the reset assertion and de-assertion. [ALL]

The DRS shall specify the requirements for DEVICE I/Os during power-up and power-down. **[D-ASIC, A-ASIC, FPGA, --]**

1. For example power-on control for the I/Os.

The DRS shall specify the electrical requirements of I/Os. **[D-ASIC, A-ASIC, FPGA, --]**

* 1. Examples of such type requirements are voltage and current supply, drive capabilities and external load, ESD protection, maximum rating of analog I/Os and cold sparing.

Package

The DRS shall specify the physical and mechanical requirements. **[D-ASIC, A-ASIC, FPGA, --]**

* 1. Examples of such requirements are pad assignment, pin assignment, package size, die size, form-fit-function compatibility with other existing packages, sockets or assembly technologies.

Power

The DRS shall specify the power consumption requirements. **[D-ASIC, A-ASIC, FPGA, --]**

Thermal

The DRS shall specify the thermal environment and DEVICE thermal dissipation requirements. **[D-ASIC, A-ASIC, FPGA, --]**

Radiation

The DRS shall specify the radiation environment requirements. **[D-ASIC, A-ASIC, FPGA, --]**

* + 1. Special remarks

None.

1. (normative)  
   DEVICE Development Plan (DDP) - DRD
   1. DRD identification
      1. Requirement identification and source document

This DRD is called from ECSS-E-ST-20-40, requirement 5.2.3a.

* + 1. Purpose and objective

The purpose of the DEVICE Development Plan is to implement the proposed development strategy by identifying all phases of the DEVICE development with the major activities therein, the project external interfaces and constraints, the design flow, resources such as equipment, software and personnel, the allocation of responsibilities, outputs produced and, finally, a schedule with milestones, decision points, type and number of design reviews.

* 1. Expected response
     1. Scope and content

DEVICE technology and development constraints

The DDP shall include the name of the DEVICE and its basic function. **[ALL]**

The DDP shall include the references to all the applicable and reference documents used during the DEVICE development. **[ALL]**

1. For example internal and external standards, procedures, design best practices or coding rules.

The DDP shall include the target DEVICE technologies used in the different phases of the development. **[ALL]**

* 1. For example, an FPGA technology can be used for verification of a preliminary prototype, while the final DEVICE uses a different FPGA technology or an ASIC technology.

The DDP shall include the package selection baseline for the DEVICE and any preliminary prototypes based in packaging requirements of DRS of DRD in Annex A. **[ALL]**

Development flow, responsibilities, dependencies and resources

The DDP shall include the versions and platforms of tools used, including design kits or specific tools, and a statement for the availability of each tool at each site and for every phase of the development. **[ALL]**

The DDP shall define the DEVICE development flow, including a brief description of the phases, the main tasks of each phase and any variations with respect to the generic flow shown in Figure 5‑1. **[ALL]**

1. Examples of flow variations are merging of phases, introduction of additional intermediate phases, iterate one or more phases, or developing in parallel two or more DEVICE modules that are later integrated to form the DEVICE, as explained in Annex J.

The DDP shall include a description of the inputs and outputs of each phase indicating their format. **[ALL]**

The DDP shall include the subdivision of the DEVICE development into work packages in conformance with clause xx of ECSS‐M‐ST‐10, including estimated man power effort, dependencies and duration of each work package, and the planned dates of milestones and review meetings. **[ALL]**

The DDP shall include a description of the supplier’s development team, any subcontracted companies involved, indicating technical and administrative interfaces, and clear assignment of tasks. **[ALL]**

1. For example, subcontracted companies in charge of parts of the design work, manufacturing or programming the DEVICE, or testing the DEVICE.

If the DEVICE contains one or more processing units, the DDP shall indicate what are the HW, SW and documentation inputs and outputs exchanged with the SW development team, indicating as well at which phase and step during the DEVICE development flow the exchanges are expected. **[D-ASIC, --, FPGA, IP]**

* 1. 1 HW inputs to SW team can be for example early DEVICE simulation models, high abstraction level, like SystemC, that are functionally equivalent to the HW and can be simulated with the SW, or early DEVICE prototypes that can facilitate SW development.
  2. 2 SW inputs to the HW team can be for example intermediate versions of SW elements that can facilitate the HW verification, and also the Interface Requirements Document and Interface Control Document as defined in ECSS-E-ST-40 Annexes C and E respectively for the interfaces between the software items and the hardware interfaces of the DEVICE.

If the DEVICE contains both analog and digital blocks, the DDP shall indicate what are the inputs and outputs exchanged between the analog and digital development teams, indicating as well at which phase and step during the DEVICE development flow the exchanges are expected. **[D-ASIC, A-ASIC, --, --]**

1. For example, what design models, database elements, documents are produced and exchanged between the analog and digital design teams.

The DDP shall define the radiation hardening approach. **[ALL]**

The DDP shall define the Design-for-Test, Production Tests and any other testability baselines. **[ALL]**

The DDP shall define the strategy intended to achieve best design practices as agreed with the customer. **[ALL]**

* 1. For example conformity to a set of good coding rules and IC best design practices to prevent problems related to asynchronous signals, metastability, clock domain crossing, reset management, glitches, pipelining, or timing or area or power optimization.

Design, Verification and Validation

The DDP shall specify what models of the DEVICE that are generated automatically using dedicated CAD auto-coding tools. **[D-ASIC, --, FPGA, IP]**

Other

The DDP shall include the supplier's plans for storing the complete DEVICE database, development tools and SW elements used for the DEVICE development. **[ALL]**

* + 1. Special remarks

None.

1. (normative)  
   DEVICE Verification Plan (DVeP) - DRD
   1. DRD identification
      1. Requirement identification and source document

This DRD is called from ECSS-E-ST-20-40, requirement 5.2.4a.

* + 1. Purpose and objective

The purpose of the DEVICE Verification Plan is to define the strategy to prove that all the DEVICE Requirements Specification requirements is met using different verification methods as needed, starting from the higher level DEVICE models, reviewed at DEVICE Design and Verification Phase Review, and down to the gate level DEVICE database and the layout, reviewed at DEVICE Detailed Design and Layout Phase Reviews, used for manufacturing or programming the DEVICE.

* 1. Expected response
     1. Scope and content

The DVeP shall include a description of the verification environment for the methods applied, including the analysis tools, simulation tools and HW-SW test platforms used. **[ALL]**

The DVeP shall include the type of verification method applied for each requirement, including a matrix for traceability of their execution and the results obtained. **[ALL]**

1. For example analysis, design review, simulation, HW tests of a preliminary prototype or inspection.

The DVeP shall identify limitations of some verification methods applied, and how to counter act those limitations. **[ALL]**

* 1. 1 An example of limitations is that a preliminary FPGA prototyping cannot always allow to verify all aspects of a requirement, as there can be substantial differences between this prototype and the final DEVICE.
  2. 2 Another example of limitation is that a complete simulation of all modes, including test modes, at top level cannot be performed possibly due to run-time restrictions, only allowing to simulate a representative subset.
  3. 3 Examples of how to counter act some of these limitations are extrapolation analysis or validation tests.

The DVeP shall define the global approach to verify newly created Building Blocks individually and after integration with other Building Blocks and IP Cores up until the entire DEVICE is verified at top level. **[ALL]**

1. For example, a description of the verification strategy for  analog-on-top, or digital-on-top, or a hybrid approach applied for mixed-signal DEVICE.

The DVeP shall define the strategy to verify analog functional and performance requirements, including the interfaces. **[--, A-ASIC, --, --]**

The DVeP shall define the verification strategy of existing Building Blocks, IP cores and macro cells used in the DEVICE. **[ALL]**

If the verification strategy includes HW tests with preliminary prototypes, the DVeP shall identify test coverage targets and margin figures, to the level of detail agreed with the customer, in order to verify that requirements are met. **[ALL]**

1. For example maximum or minimum margin performance figures of timing and power consumption, or target occupation of DEVICE resources such as area, pins or pre-diffused functional blocks and networks.

The DVeP shall define the strategy to verify that the specified Design-for-Test concept is correctly implemented. **[ALL]**

1. For example scan paths, DFT or BIST logic, observability and controllability points and test busses.

The DVeP shall define the strategy to verify that the chosen radiation hardening concept is applied meeting expected results. **[ALL]**

* 1. 1 For example, verification techniques proposed in the ECSS-Q-HB-60-02 section 16 like netlist inspection or SEU injection simulations.
  2. 2 For example, SET injection can be used for verification of analog functions hardened by design.

The DVeP shall define the strategy to verify that the specified power consumption is respected. **[ALL]**

The DVeP shall define the strategy to verify the correct application of the coding and design rules as defined in DEVICE Development Plan as per DRD Annex B, specifying which tools are used for the verification. **[ALL]**

1. For example tools to check code style and any coding rules.

The DVeP shall define the code and functional coverage verification strategy, indicating which types of coverage and which target figures and margins are applicable, as agreed with the customer. **[ALL]**

The DVeP shall specify which tools are used for the code and functional coverage verification. **[ALL]**

1. For example tools to evaluate code execution coverage or netlist toggle.

The DVeP shall define the strategy to verify automatically generated models of parts of the DEVICE generated by auto-coding tools, as defined in the DEVICE Development Plan of DRD in Annex B. **[D-ASIC, --, FPGA, IP]**

The DVeP shall include a detailed description of the verification steps implemented for the verification of each requirement, explaining how the analysis tools, simulation tools and HW-SW platforms are used. **[ALL]**

1. Examples of verification steps details are simulation testbenches details and HW tests sequences.

The DVeP shall define the strategy to verify the key analog parameters. **[D-ASIC, A-ASIC, --, --]**

1. For example bias voltages, operating point, frequencies, bandwidth, matching, s-parameters, noise, dynamic, linear ranges or shaping times.

The DVeP shall define the strategy to verify robustness to manufacturing and environmental variations. **[--, A-ASIC, --, --]**

If there are manufacturer pre-layout design rules, the DVeP shall define the strategy to verify them. **[ALL]**

1. For example rules that apply to clock and reset structures or fan-out or fan-in limits.

The DVeP shall define the strategy to verify compliance of the layout to the DEVICE technology provider specific design and electrical rules. **[ALL]**

1. For example through DRC, ERC, cross-talk, or place and route report analysis.

The DVeP shall define the strategy to verify the netlist consistency with the layout. **[D-ASI**C, **A-ASIC, --, --]**

1. For example by performing a layout versus schematic (LVS) comparison, or a netlist consistency check (NCC) between the post-layout netlist and the layout-extracted netlist.

The DVeP shall define the strategy to verify the post-layout netlist functionality. **[ALL]**

1. For example by timing back-annotated simulations, timing analysis and formal methods.

The DVeP shall define the strategy to extract from the layout the parasitic information that contributes to model and verify the circuit timing and delays. **[D-ASIC, A-ASIC, --, --]**

1. For example SDF, SPEF or other files that deliver capacitance, resistance and inductivity values, from which the actual signal propagating times are calculated.

The DVeP shall define the strategy to verify layout parasitic effects and their impact on analog key parameters and timing delays. **[D-ASIC, A-ASIC, --, --]**

1. For example impact on signal integrity, voltage drop and frequency response.

The DVeP shall define the pre-layout and post-layout gate level simulations baseline, using a complete test suite, and using formal verification and static timing analysis as needed. **[ALL]**

1. Timing target and margin figures are agreed with the customer, and depend on the technology being used and its limits, how demanding the requirements are, and how much risk can be accepted in the DEVICE development project.

The DVeP shall define the strategy to verify the post-layout internal timing performances and nets’ load values. **[ALL]**

1. For example, maximum clock frequencies and time slacks, clocks duty cycles, set-up and hold times and input-output propagation delays.

The DVeP shall define the strategy to verify post-layout clock skew and latency. **[ALL]**

The DVeP shall define the strategy to verify timing of I/Os and propagation delays. **[ALL]**

1. Verification methods can vary, from automated verification setting minimum and maximum timing constraints, to more manual verification methods.

The DVeP shall define the strategy to verify pinout assignment and electrical requirements. **[ALL]**

1. Electrical requirements can include V pull-up, pull-down or special drive strength/slew rate circuitry.

The DVeP shall define the strategy to verify radiation hardening concept implemented at layout level. **[ALL]**

1. For example checking that any available radiation hardening rules provided by the DEVICE technology provider are applied with the objective to meet the DEVICE Requirements Specification of DRD in Annex A and implemented in compliance with DEVICE Development Plan of DRD in Annex B.

The DVeP shall define the strategy to verify the power distribution. **[ALL]**

* + 1. Special remarks

None.

1. (normative)   
   DEVICE Validation Plan (DVaP) - DRD
   1. DRD identification
      1. Requirement identification and source document

This DRD is called from ECSS-E-ST-20-40, requirement 5.2.4a.

* + 1. Purpose and objective

The purpose of the DEVICE Validation Plan is to define the strategy, based on tests and measurements in a representative system, that proves that the final manufactured or programmed DEVICE performs and behaves as expected in the intended system, operational environment and application scenarios.

* 1. Expected response
     1. Scope and content

The DVaP shall define the tests and measurements performed, including a matrix for traceability of their execution and the results obtained. **[ALL]**

The DVaP shall include a description of the HW and SW test set-up representative of the intended working system environment that is used to perform the validation tests and measurements. **[ALL]**

1. For example, validation test set-up can include ad-hoc DEVICE test boards or engineering model system boards and dedicated test software.

The DVaP shall define the operating modes and test conditions of the DEVICE under validation. **[ALL]**

The DVaP shall include the validation strategy of IP Cores integrated in the DEVICE, as agreed by customer and supplier. **[ALL]**

The DVaP shall define the Production Tests strategy to validate the correctness of the ASIC manufacturing in the DEVICE Implementation Phase. **[D-ASIC, A-ASIC, --, --]**

The DVaP shall define the FPGA Programming Tests strategy to validate the correctness of the FPGA programming in the DEVICE Implementation Phase. **[--, --, FPGA, --]**

1. Tools to validate the successful programing are often provided by the FPGA technology provider, and vary depending on FPGA technology type, for example one-time-programmable, SRAM, or FLASH based FPGAs.
   * 1. Special remarks

None.

1. (normative)   
   DEVICE Support and Maintenance Plan (DSMP) - DRD
   1. DRD identification
      1. Requirement identification and source document

This DRD is called from ECSS-E-ST-20-40, requirement 5.2.5a.

* + 1. Purpose and objective

The purpose of the DEVICE Support and Maintenance Plan is to define what resources, and during which time frame, are provided by the supplier to the customer in order to:

* Help the users of the DEVICE with any problems encountered during the inclusion and use of the DEVICE in its intended system due to problems in the DEVICE itself or its documentation.
* Facilitate DEVICE modifications or future developments of new DEVICEs which can reuse infrastructure and the some outputs generated during the present DEVICE development.
  1. Expected response
     1. Scope and content

The DSMP shall include the following as a minimum: **[ALL]**

scope of support and maintenance;

identification of the version of the DEVICE for which support and maintenance is done;

support and maintenance team organization;

maintenance procedures flow and activities;

quality measures applied during the maintenance;

security measures applied during the maintenance;

rules for support and maintenance records and reports.

The DSMP shall define how to address DEVICE corrections by applying ECSS-E-ST-20-40 if unexpected anomalies are found. **[ALL]**

The DSMP shall define how to address future DEVICE modifications by applying ECSS-E-ST-20-40. **[ALL]**

1. For example, DEVICE modifications performed while the DEVICE is in use, for example during flight, due to planned changes such as swaps of different functional versions of the DEVICE foreseen during flight, or unplanned changes due for example to system changes or unexpected anomalies.

The DSMP shall define what resources and during which time frame are dedicated to support the customer in using or modifying the DEVICE. **[ALL]**

The DSMP shall define the intended know-how transfer from supplier to customer related to DEVICE use or modifications. **[ALL]**

The DSMP shall define the planned transfers and storage of DEVICE Database, or parts of it, intended to support and maintain the DEVICE. **[ALL]**

The DSMP shall specify the availability of IC development tools to debug, re-design or re-programme the DEVICE. **[ALL]**

The DSMP shall include rules for the submission of support and maintenance reports as agreed between customer and supplier. **[ALL]**

* + 1. Special remarks

None.

1. (normative)   
   Feasibility and Risk Assessment Report (FRAR) - DRD
   1. DRD identification
      1. Requirement identification and source document

This DRD is called from ECSS-E-ST-20-40, requirement 5.2.6a.

* + 1. Purpose and objective

The purpose of the Feasibility and Risk Assessment Report (FRAR) is [twofold](https://www.linguee.fr/anglais-francais/traduction/twofold.html) :

* To document the conclusions of the evaluation of the feasibility of the development as defined in the DEVICE Requirements Specification DRD of Annex A and the DEVICE Development Plan DRD of Annex B, considering the available technical and human resources.
* To document the conclusions of the assessment of the risks and contingency plans and their impact in the Device Development Plan DRD of Annex B.
  1. Expected response
     1. Scope and content

DEVICE requirements

The FRAR shall include conclusions regarding the completeness and unambiguity of all requirements in DRS of DRD in Annex A. **[ALL]**

1. Tracing back and checking System Requirements or performing preliminary modelling and simulations can be necessary to assess feasibility and risks.

Target technology

The FRAR shall include conclusions regarding the suitability and quality level of the ASIC and FPGA technologies available to implement the DEVICE meeting all requirements. **[ALL]**

1. For example, whether the DEVICE technology has ESCC or MIL or any other quality certification relevant for space use, as presented in ECSS-Q-ST-60.

The FRAR shall include conclusions regarding the suitability and quality level of the cell libraries used. **[ALL]**

1. For example, assessing the suitability of the frequency behavior, power consumption, radiation effects, reliability or thermal characteristics of the cells modelled in the Design Kit used.

The FRAR shall include conclusions regarding the remaining lifetime of the baseline DEVICE technology, including the package choices, for both the final DEVICE and any preliminary prototype versions. **[ALL]**

The FRAR shall include conclusions regarding the radiation hardening approach to comply with radiation tolerance requirements and its impact on DEVICE resources utilisation and DEVICE working speed. **[ALL]**

If the DEVICE is intended for flight, and the target technology is not qualified for space use, the FRAR shall include conclusions regarding risk and countermeasures of using of such technology. **[D-ASIC, A-ASIC, FPGA, --]**

1. Countermeasures can include for example the inclusion of radiation effects mitigation techniques at circuit architecture, detail design or layout level, or the inclusion of radiation tests in the DEVICE Validation Plan of DRD in Annex D.

The FRAR shall include conclusions regarding the DEVICE packaging solutions and all related requirements. **[ALL]**

The FRAR shall include conclusions regarding the DEVICE design complexity in terms of number of physical resources available in the selected DEVICE implementation technology, and the target resources utilisation figures and acceptable margins. **[ALL]**

* 1. 1 For example LUT in the FPGA, number of gates, internal memory blocks, pins, clocks and resets.
  2. 2 Target and margin figures are agreed with the customer, and depend on the technology being used and its resources, how demanding the requirements are, and how much risk can be accepted in the DEVICE development project.

DEVICE resources

The FRAR shall include conclusions regarding the clocks resources, complexity of clock domains and working frequency targets. **[ALL]**

The FRAR shall include conclusions regarding the DEVICE needed number of pins and their characteristics. **[ALL]**

1. For example data I/Os, power, I/O type and simultaneous switching effects.

The FRAR shall include conclusions regarding the DEVICE power consumption and proposed techniques to meet power consumption requirements. **[ALL]**

1. For example, using clock gating, disabling parts of the circuit when not needed and using less power hungry cells.

The FRAR shall include conclusions regarding the DEVICE thermal dissipation and proposed techniques to meet thermal dissipation requirements. **[ALL]**

The FRAR shall include conclusions regarding undetermined I/O behaviour during DEVICE power-up and power-down. **[ALL]**

IP reuse

The FRAR shall include conclusions regarding using soft or hard supplier’s own IP Cores and Building Blocks. **[ALL]**

The FRAR shall include conclusions regarding the functional suitability, availability, licensing, technical support, IPR, legal and financial aspects of using soft and hard IP Cores from third parties. **[ALL]**

The FRAR shall include conclusions regarding the documentation available of the soft or hard IP Cores that are used in the DEVICE. **[ALL]**

* 1. For example IP Data Sheet, IP validated performance in certain technologies, IP use heritage and IP verification and validation data.

The FRAR shall include conclusions on whether or not the IP Cores used in the DEVICE require additional verification and validation steps based on the assessment of the existing verification and validation data of those IP Cores. **[ALL]**

The FRAR shall include conclusions regarding the evidence that no patents or IPR are infringed, or that agreements exist or can be made with the patent or IPR holder. **[ALL]**

1. This information is also included in the DEVICE Reuse File in compliance with ECSS-Q-ST-60-02.

The FRAR shall include conclusions regarding the use of processing units and associated software. **[ALL]**

The FRAR shall include conclusions regarding the impact of DEVICE debug means. **[ALL]**

Development tools

The FRAR shall include conclusions regarding the availability and maturity of the needed DEVICE design and test tools. **[ALL]**

1. For example hardware test equipment, software, CAD tools and design kits.

The FRAR shall include conclusions regarding the Design-for-Test, ASIC Production Tests or FPGA Programming Tests as proposed in the DEVICE Validation Plan from DRD in Annex D. **[ALL]**

Verification and Validation

The FRAR shall include conclusions regarding the risks of not being able to run a comprehensive verification and validation of complex DEVICES and the feasibility of countermeasures proposed. **[ALL]**

* 1. For example highly reconfigurable or reprogrammable DEVICES, many core DEVICES or complex mixed-signal DEVICES.

Resources and planning

The FRAR shall include conclusions regarding the calendar of major development milestones as in DEVICE Development Plan of DRD in Annex B. **[ALL]**

The FRAR shall include conclusions regarding the availability of the necessary human resources. **[ALL]**

The FRAR shall include conclusions regarding the adequacy the engineering resources with respect to the DEVICE type and complexity, and the target technology supply chain. **[ALL]**

The FRAR shall include conclusions regarding the level of experience of the supplier’s DEVICE development team with respect to the DEVICE type and complexity, and the target technology and associated tools. **[ALL]**

* + 1. Special remarks

None.

1. (normative)   
   Architecture Definition Report (ADR) - DRD
   1. DRD identification
      1. Requirement identification and source document

This DRD is called from ECSS-E-ST-20-40, requirement 5.3.2a.

* + 1. Purpose and objective

The purpose of the Architecture Definition Report is to define the architecture of the DEVICE design in terms of its main functional blocks, hierarchies and dependencies of these blocks, their interfaces and how they interconnect.

* 1. Expected response
     1. Scope and content

The ADR shall include a subdivision of the DEVICE into its fundamental functions or blocks, identifying and documenting their main interfaces, functionalities, performances, hierarchical dependencies and flowing down all the requirements for each block. **[ALL]**

The ADR shall include a description of the communication and data flow between the main functional blocks and the data paths. **[ALL]**

The ADR shall include the definition of the architecture down to the level needed for the following DEVICE Design and Verification Phase. **[ALL]**

* 1. For example to a level that enables the HDL coding of digital circuits or the design entry of analog circuits which starts in the DEVICE Design and Verification Phase.

The ADR shall include suitable algorithms and circuit schemes including their parameters to implement the identified functions. **[ALL]**

The ADR shall identify a suitable clocking and reset scheme ensuring correct transitions of data between clock domains and the strategy to ensure this at architectural level. **[ALL]**

The ADR shall identify asynchronous parts of the design and functional asynchronisms. **[ALL]**

* 1. For example asynchronous functional events that can perturb the correct functioning of the DEVICE such as interrupt signals, asynchronous polling on busses.

The ADR shall include an analysis of DEVICE budgets distribution and dependencies across the foreseen architectural blocks **[ALL]**

1. For example power consumption, noise, distortion, resources occupation such as I/Os, die area or FPGA pre-diffused macrocells.

The ADR shall identify what IP Cores and existing Building Blocks are used in the DEVICE, including an assessment of their quality and the needs in terms of additional verification in order to meet all requirements in DRS. **[ALL]**

* 1. 1 IP Cores and Building Blocks can be digital or analog functions, like macrocells, and can be of different origins as from a third party or from the supplier.
  2. 2 The additional verification can be done for example by test cases provided by the IP Core provider, by testbenches from an independent source, or by newly designed test programs.
  3. 3 Even if the supplier has already verified the IP Cores or Building Blocks in the past for their use in other system environments, for example in other DEVICEs, additional verification can be necessary due to the different use context inside the new DEVICE.

The ADR shall identify and define new Building Blocks developed for the DEVICE. **[ALL]**

The ADR shall identify any functional blocks which are reused at different locations of the DEVICE or with potential to become an IP Core or Building Block for reuse in other DEVICES. **[ALL]**

The ADR shall identify technology dependent custom macrocells used in the DEVICE, and document the verification of the consistency of the different models used. **[ALL]**

* 1. For example simulation models, layout and timing view models.

The ADR shall identify which circuit architecture elements are introduced to meet the test requirements. **[ALL]**

* 1. For example Production Tests such as scan paths, DFT logic, observability and controllability points, measurement points, test busses and boundary scan as in JTAG, see IEEE 1149.1-2013, performed during verification and validation.

The ADR shall identify which circuit architecture elements are introduced to meet the radiation hardness requirements. **[ALL]**

* 1. 1 For example TMR or safe state machines.
  2. 2 ECSS-Q-HB-60-02 provides a description of many radiation effects mitigation techniques that can be applied to ASICs and FPGAs.
     1. Special remarks

None.

1. (normative)  
   DEVICE Data Sheet (DDS) - DRD
   1. DRD identification
      1. Requirement identification and source document

This DRD is called from ECSS-E-ST-20-40, requirement 5.4.5a.

* + 1. Purpose and objective

The purpose of the DEVICE Data Sheet is to provide the DEVICE users with all the technical data needed to correctly and reliably use the DEVICE for the intended applications and system environments for which it was developed. The DDS explains what the DEVICE does and how it can be used.

* 1. Expected response
     1. Scope and content

The DDS shall contain a summary of the DEVICE functionality, a block diagram and a short list of main features. **[D-ASIC, A-ASIC, --, IP]**

1. For example key functions, timing, voltage, thermal and radiation operating ranges.

The DDS shall contain a system overview of the DEVICE and a description of how to use the DEVICE in a representative system environment. **[D-ASIC, A-ASIC, --, IP]**

The DDS shall contain a full functionality description including all operating modes. **[D-ASIC, A-ASIC, --, IP]**

The DDS shall specify in detail the internal registers or memory maps used to define functional operation. **[ALL]**

The DDS shall specify in detail the input pins putting the DEVICE into different operating modes both test and nominal functions. **[ALL]**

The DDS shall explain all test modes functions, indicating which pins and internal registers and memories are controlling them and providing external observability. **[D-ASIC, A-ASIC, --, IP]**

1. For example JTAG, in system design debug test modes, memory cell tests and Production Tests.

If some internal functions need special start up sequences to put the DEVICE in a correct operating mode, the DDS shall explain those start up sequences, and specify any internal registers or output pins used to do health checks of the correct status of the DEVICE. **[D-ASIC, A-ASIC, --, IP]**

1. For example clock, timing, reset and power functions can be affected by start up sequences.

The DDS shall contain a description of analog functions key parameters. **[--, A-ASIC, --, IP]**

1. For example accuracy, bandwidth, noise or parameters drift due to aging and environmental effects.

The DDS shall contain a description of the AC parameters, including waveform diagrams where timing parameters are referenced to the relevant signal edges. **[D-ASIC, A-ASIC, --, IP]**

1. For exampleset‐up and hold times, cycle periods, output delays and tri‐state delays.

The DDS shall contain detailed descriptions of all DEVICE I/O pins and present them in groups according to their function. **[D-ASIC, A-ASIC, --, IP]**

1. For example I/O groups for digital and analognominal functions, power, clock, reset and test mode signals.

The DDS shall contain detailed descriptions of how external circuits and loads are connected to the DEVICE I/Os and how they affect the digital and analog functions. **[D-ASIC, A-ASIC, FPGA, --]**

* 1. 1 For example external V or I references, external capacitors, and how they affect the key analog parameters.
  2. 2 Equivalent diagrams of the I/O circuits can be provided to inform the user about the I/O circuitry electrical behavior.

The DDS shall contain DC parameters, including voltage and current levels, leakage currents, pin capacitances and output currents. **[D-ASIC, A-ASIC, --, IP]**

The DDS shall contain static and dynamic power consumption. **[D-ASIC, A-ASIC, --, IP]**

The DDS shall contain the DEVICE package description, including pin assignment, package figure with pin numbers and signal names, and a mechanical drawing for the package dimensions including information on the thermal characteristic of the package such as wall thickness, thermal coefficient of material or package. **[D-ASIC, A-ASIC, --, IP]**

The DDS shall contain the absolute maximum ratings, including storage temperature, operating temperature, supply voltage, maximum input current for any pin, total dose, single event upset, latch‐up, electrostatic discharge and reliability figures. **[D-ASIC, A-ASIC, --, IP]**

The DDS shall contain information on license agreements for the Intellectual Property of the DEVICE itself and for the third party IP Cores contained in the DEVICE, indicating their duration and the restrictions that they can impose in the usage of the DEVICE. **[D-ASIC, A-ASIC, --, IP]**

* + 1. Special remarks

None.

1. (normative)  
   Experience Summary Report (ESR) - DRD
   1. DRD identification
      1. Requirement identification and source document

This DRD is called from ECSS-E-ST-20-40, requirement 5.8.4a.

* + 1. Purpose and objective

The purpose of the Experience Summary Report is to evaluate and collect any relevant information resulting from the experience gained during the execution of the DEVICE development, major problems found and solutions implemented.

* 1. Expected response
     1. Scope and content

The Experience Summary Report shall contain the following information:

A summary of the main DEVICE development objectives and constraints. **[ALL]**

An assessment of the actual DEVICE development with respect to the original DEVICE Development Plan as in DRD in Annex B. **[ALL]**

An assessment of controls, schedule, design iterations and communications. **[ALL]**

An assessment of EDA tools adequacy, performance and major problems encountered. **[ALL]**

An assessment of the ASIC manufacturer or DEVICE technology provider support. **[ALL]**

A summary of major problem areas found and solutions implemented during the development. **[ALL]**

If existing IP Cores were used, a summary of lessons learned in terms of IP Core product quality and suitability. **[ALL]**

Lessons learned and recommendations of interest for the customer and future suppliers of similar DEVICE developments. **[ALL]**

* + 1. Special remarks

None.

1. (informative)  
   Generic Development Flow Variations
   1. Overview

The generic DEVICE development flow (see Figure 5‑1 ) can be tailored for the particular DEVICE development case by:


1. Adding additional intermediate review steps.
2. Having two or more DEVICE functional modules being developed in parallel with separate reviews for each module.
3. Merging two or more phases, and reviewing all the outputs in one review
4. Iterating some of the development phases.
5. A combination of several of the above.

These variations to the generic DEVICE development flow can be proposed by either the supplier or the customer at the DEVICE Definition Phase or later, and if so agreed by both, the corresponding changes to the flow can be planned or modified.

* 1. Additional intermediate reviews

Additional intermediate reviews can be useful or necessary, for example, if the complexity of the DEVICE design is high and there is a large amount of information to review.

An example of such a DEVICE development flow variation is shown in Figure J-1, where the reviews of both the DEVICE Design and Verification Phase and the DEVICE Validation, Acceptance and Maintenance Phase have been split in two.




: Example of DEVICE development flow with intermediate additional reviews

* 1. Parallel modules developments with integration step

Having parallel module developments with their own independent module reviews, and then followed by a modules integration step which concludes with the corresponding top-level DEVICE phase review can be useful or necessary. This type of flow can be applied if different and distinct modules of the DEVICE are developed in parallel before they are connected and integrated into a single DEVICE. This implies that different design teams are developing in parallel different modules of the design.

An example of such a DEVICE development flow variation is shown in Figure J-2, where the DEVICE has two distinct modules that are developed in parallel during the DEVICE Design and Verification Phase, and further during the DEVICE Detailed Design Phase. As such, each module development has its own dedicated review in each phase, while there is also a final phase review where the entire integrated top-level DEVICE outputs for that phase are reviewed.



: Equivalence of phase and milestone terminology of ECSS-M-ST-10 and ECSS-E-ST-20-40


* 1. Phase merging

Merging two or more phases and having fewer reviews can be practical in some cases. For example, if the complexity of the DEVICE design is relatively low and fewer reviews are enough to confirm the good progress of the development. In other cases, the boundaries between the development work of some phases, as presented in the generic flow, is blurry.

For example, this is the case of full custom analog ASIC developments, where the layout development effectively starts at the DEVICE Design and Verification Phase and can be seen as a continuous and often iterative design work until a final DEVICE layout is ready for the DEVICE Implementation Phase.

Likewise, for FPGAs the Layout Phase can be typically merged with the DEVICE Detailed Design Phase, and even sometimes with the DEVICE Design and Verification Phase if the design is not too complex and the time and costs of iterating until the DEVICE models are ready for DEVICE implementation are affordable to the project. The lower cost of DEVICE Implementation Phase of reprogrammable FPGAs, compared to the one of ASIC developments, can also facilitate and induce development flow iterations of the implementation phase and other phases too.

An example of such a DEVICE development flow variation is shown in Figure J-3, where the DEVICE Design and Verification Phase, the DEVICE Detailed Design Phase and the DEVICE Layout Phase have been merged into a larger phase with a single larger review at the end.




: Example of DEVICE development flow variation where three phases have been merged

* 1. Phase iterations

Having phase iterations leading to updates of all phase outputs and to the repetition of the reviews of the repeated phases that can be useful or necessary in some DEVICE developments.

For example, due to unexpected and unresolvable poor simulation results at DEVICE Layout phase, it can be necessary to go back into the DEVICE Design and Verification Phase to rethink and change some parts of the architecture of netlist, or perhaps can be enough to modify synthesis constraints to generate a different gate-level netlist, and thus just iterate the DEVICE Detailed Design Phase. These iterations imply repeating the corresponding phase reviews as it can be in the example provided in Figure J-4.



: Example of DEVICE development flow where three phases are iterated.

1. (informative)  
   DEVICE Development Expected Outputs

Various types of outputs are expected to be produced during the course of the development of a DEVICE and its different phases. 0 is a summary of all these expected outputs of the engineering flow, including documents, DEVICE models and other database files, and hardware items. Table K-2 is a summary of all the document outputs expected at each review milestone for both, the engineering and the product assurance flows, as explained in ECSS-E-ST-20-40 and ECSS-Q-ST-60-02 respectively.

: Summary of expected outputs of engineering flow

| **Development phase** | **Documentation** | **DEVICE models and SW** | **Hardware** |
| --- | --- | --- | --- |
| DEVICE Definition Phase | DEVICE Requirements Specification (DRS)  Feasibility and Risk Assessment Report (FRAR)  DEVICE Development Plan (DDP)  DEVICE Verification Plan (preliminary) (DVeP)  DEVICE Validation Plan (preliminary) (DVaP)  DEVICE Support and Maintenance Plan (preliminary) (DSMP) |  |  |
| DEVICE Architecture Definition Phase | Architecture Definition Report  DEVICE Verification Plan (update) (DVeP)  DEVICE Validation Plan (update) (DVaP) |  |  |
| DEVICE Design and Verification Phase | DEVICE Design Report  Design Verification Report  DEVICE Data Sheet (preliminary)  DEVICE Verification Plan (final) (DVeP) | DEVICE Database containing:  Simulation models (e.g. RTL)  Verification results |  |
| DEVICE Detailed Design Phase | Netlist Generation Report  Netlist Verification Report  DEVICE Data Sheet (update) | Updated DEVICE database containing:  Pre-layout netlist  Constraints for technology mapping and layout  Preliminary test vectors for production |  |
| DEVICE Layout Phase | Layout Generation Report  Layout Verification Report  DEVICE Validation Plan (final) (DVaP)  Radiation Test Plan  DEVICE Data Sheet (update)  ESCC Detail Specification (preliminary) | Updated DEVICE database containing:  Post-layout netlist  Corresponding parasitic information  ASIC files for manufacturer  FPGA programming files  Final Test Vectors |  |
| DEVICE Implementation Phase | ASIC Production Tests Report  FPGA Programming Test Report | Updated DEVICE database containing:  Manufacturing or programming log and test files | Tested DEVICES |
| DEVICE Validation, Acceptance and Maintenance Phase | DEVICE Validation report  Radiation Test Report  DEVICE Data Sheet (final)  ESCC Detail Specification (final)  DEVICE User Manual  Experience Summary Report  DEVICE Support and Maintenance Plan (final) | DEVICE Database (final)  Validation Tests software | Validation Tests hardware  Validated DEVICES |

: Summary of expected document outputs of engineering and product assurance flows

| Document  name | Document having a DRD annex | DEVICE Definition Phase Review  (DPR) | DEVICE Arquitecture Definition Phase Review  (ADPR) | DEVICE Design and Verification Phase Review  (DVPR) | DEVICE Detailed Design Phase Review  (DDPR) | DEVICE Layout Phase Review  (LPR) | DEVICE Validation, Acceptance and Maintenance Phase Review  (VAMP) |
| --- | --- | --- | --- | --- | --- | --- | --- |
| DEVICE Requirements Specification (DRS) | ECSS-E-ST-20-40  Annex A | R |  |  |  |  |  |
| DEVICE Development Plan (DDP) | ECSS-E-ST-20-40  Annex B | R |  |  |  |  |  |
| DEVICE Verification Plan (DVeP) | ECSS-E-ST-20-40  Annex C | R | R | R | R |  |  |
| DEVICE Validation Plan (DVaP) | ECSS-E-ST-20-40  Annex D | R | R |  |  | R |  |
| DEVICE Support and Maintenance Plan (DSMP) (conditional) | ECSS-E-ST-20-40  Annex E | R |  |  |  |  | R |
| Feasibility and Risk Assessment Report (FRAR) | ECSS-E-ST-20-40  Annex F | R | R | R | R | R | R |
| DEVICE Product Assurance Plan (DPAP) | ECSS-Q-ST-60-02 Annex A | B |  |  |  |  |  |
| DEVICE Product Assurance Report (DPAR) | ECSS-Q-ST-60-02 Annex B | R | R | R | R | R | R |
| DEVICE Reuse File (DRF) | ECSS-Q-ST-60-02 Annex C | R | R | R | R | R | R |
| Verification Control Document (VCD) | ECSS-E-ST-10-02 Annex B | R | R | R | R | R | B |
| Independent Verification Validation Plan (IVV Plan) |  | B |  |  |  |  |  |
| Configuration Management Plan (CMP) | ECSS-M-ST-40 Annex A | B |  |  |  |  |  |
| Configuration Item Data List (CIDL) | ECSS-M-ST-40 Annex C | B |  |  |  |  |  |
| Architecture Definition Report | ECSS-E-ST-20-40  Annex G |  | R |  |  |  |  |
| DEVICE Design Report |  |  |  | R |  |  |  |
| Design Verification Report |  |  |  | R |  |  |  |
| DEVICE Data Sheet (conditional) | ECSS-E-ST-20-40  Annex H |  |  | R | R | R | R |
| Netlist Generation Report |  |  |  |  | R |  |  |
| Netlist Verification Report |  |  |  |  | R |  |  |
| Layout Generation Report |  |  |  |  |  | R |  |
| Layout Verification Report |  |  |  |  |  | R |  |
| Radiation Test Plan (conditional) |  |  |  |  |  | R |  |
| ESCC Detail Specification (conditional) |  |  |  |  |  | R | R |
| ASIC Production Tests Report  or  FPGA Programming Test Report |  |  |  |  |  |  | R |
| DEVICE Validation report |  |  |  |  |  |  | R |
| Radiation Test Report (conditional) |  |  |  |  |  |  | R |
| DEVICE User Manual (conditional) |  |  |  |  |  |  | R |
| Experience Summary Report (conditional) | ECSS-E-ST-20-40  Annex I |  |  |  |  |  | R |
| As-Built Configuration List (ABCL) | ECSS-M-ST-40 Annex D |  | R | R | B | R | B |
| Software Configuration File (SCF) | ECSS-M-ST-40 Annex E |  | R | R | R | R | B |
| Independent Verification Validation Report (IVV Report) |  |  | R | R | R | R | B |
| End Item Data Pack (EIDP) | ECSS-Q-ST-20 Annex B |  |  |  |  |  | B |
| The following notation is used:  B = Configuration Baseline (as per ECSS-M-ST-40 clause 4.3.2.4)  R = Review | | | | | | | |

1. (informative)   
   Equivalence of phase and milestone terminology of ECSS-M-ST-10 and ECSS-E-ST-20-40

The names of phases and reviews used in ECSS-E-ST-20-40 is different compared to the terminology used in ECSS-M-ST-10 standard.

Table L-1 summarizes and compares the terminology used in ECSS-M-ST-10 Space Project Management Project planning and implementation, and in ECSS-E-ST-20-40 ASIC, FPGA and IP Core engineering. The names of phases, reviews and outputs are listed in front of each other’s equivalent phase at system level, for ECSS-M-ST-10, and at DEVICE level, in ECSS-E-ST-20-40.

: Equivalence of phase and milestone terminology of ECSS-M-ST-10 and ECSS-E-ST-20-40

| ECSS-M-ST-10C | | | ECSS-E-ST-20-40C | | |
| --- | --- | --- | --- | --- | --- |
| Phases | Reviews | outputs  to ECSS-E-ST-20-40  for DEVICE development | outputs  to ECSS-M-ST-10  for Equipment/System development and reviews | Reviews | Phases |
| 0  Mission analysis/needs identification | Mission Definition Review  **(MRR)** | NA | **NA** | **NA** |  |
| A  Feasibility | Preliminary Requirements Review  (**PRR**) | **System** (Equipment HW and SW, environmental) **Requirements for the DEVICE** | 1. *DEVICE Requirements Specification (DRS)* 2. *Feasibility and Risk Assessment Report (FRAR)* 3. *DEVICE Development Plan (DDP)* 4. *preliminary DEVICE Verification Plan (DVeP)* 5. *preliminary DEVICE Validation Plan (DVaP)* 6. *preliminary DEVICE Support and Maintenance Plan (DSMP)* | **DEVICE**  **Definition**  Phase Review  (DPR) | **DEVICE**  **Definition**  **Phase**  (DDP) |
| B  Preliminary Definition | System Requirements Review  (**SRR**) |
| Preliminary Design Review  (**PDR**) |  | 1. *Architecture Definition Report* 2. *updated DEVICE Verification plan* 3. *updated DEVICE Validation Plan* 4. *Updated FRAR* | **DEVICE**  **Architecture** **Definition**  Phase Review  (ADPR) | **DEVICE**  **Architecture** **Definition**  **Phase**  (DADP) |
| 1. *DEVICE Verification Plan (final)* 2. *DEVICE Design Report* 3. *Design Verification Report* 4. *Preliminary DEVICE Data Sheet* 5. *DEVICE database* 6. *Updated FRAR* | **DEVICE**  **Design and Verification**  Phase Review  (DVPR) | **DEVICE**  **Design and Verification**  **Phase**  (DDVP) |
| C  Detailed Definition | Critical Design Review  (**CDR**) |  | 1. *Netlist Generation Report* 2. *Netlist Verification Report* 3. *DEVICE Data Sheet update* 4. *DEVICE Database update* | **DEVICE**  **Detailed Design** Phase Review  (DDPR) | **DEVICE**  **Detailed Design**  **Phase**  (DDDP) |
|  | 1. *Layout Generation Report* 2. *Layout Verification Report* 3. *Final DEVICE Validation Plan* 4. *Radiation Test Plan* 5. *DEVICE Data Sheet update* 6. *Draft ESCC Detail Specification* 7. *DEVICE database update* | **DEVICE**  **Layout**  Phase Review  (LPR) | **DEVICE**  **Layout**  **Phase**  (DLP) |
|  | 1. *tested DEVICES* 2. *ASIC Production Tests Report* 3. *FPGA Programming Tests Report* 4. *DEVICE database update* |  | **DEVICE**  **Implementation Phase** (DIP) |
| D  Qualification and Production | Qualification Review  (QR) |  | 1. *DEVICE Validation Report* 2. *Radiation Test Report* 3. *validated DEVICES* | **DEVICE**  **Validation, Acceptance and Maintenance**  Phase Review  (VAMPR) | **DEVICE**  **Validation, Acceptance and Maintenance**  **Phase**  (DVAMP) |
| Acceptance Review  (AR) |  | 1. *DEVICE Support and Maintenance Plan* 2. *Experience Summary Report* 3. *Final Data Sheet* 4. *Final ESCC Detail Specification* 5. *DEVICE User Manual* |
| E  Utilization | Operations Readiness Review  (ORR)  Flight readiness Review  (FRR)  Launch Readiness Review  (LRR)  Commissioning Result Review  (CRR)  End of Life Review  (ELR) |  | **NA**  NOTE: a *reprogrammed FPGA* is considered a *new developed DEVICE* that went through the entire or selected parts of the ECSS-E-ST-20-40 development flow, as agreed between supplier and customer | **NA** | **NA** |
| F  Disposal |  | NA | **NA** | **NA** | **NA** |

Bibliography

|  |  |
| --- | --- |
| ECSS-S-ST-00 | ECSS system – Description, implementation and general requirements |
| ECSS-E-ST-10-02 | Space engineering - Verification |
| ECSS-M-ST-10 | Space project management – Project planning and implementation |
| ECSS-M-ST-40 | Space project management – Configuration and information management |
| ECSS-Q-HB-60-02 | Techniques for radiation effects mitigation in ASICs and FPGAs handbook |
| ECSS-Q-ST-20 | Space product assurance – Quality assurance |
| ECSS-Q-ST-60 | Space product assurance – Electrical, electronic and electromechanical (EEE) components |
| ESCC 9000 - 2021 | ESCC Generic Specification No. 9000 Integrated circuits: Monolithic and multichip microcircuits, wire-bonded, hermetically sealed and flip-chip monolithic microcircuits, solder ball bonded, hermetically and non-hermetically sealed and die |
| IEEE 1241-2010 | Standard for Terminology and Test Methods for Analog-to-Digital Converters |
| IEEE 1149.1-2013 | Standard Test Access Port and Boundary-Scan Architecture |